Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  8 17:13:04 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.343        0.000                      0                22166        0.031        0.000                      0                22140        2.633        0.000                       0                 12732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            35.829        0.000                      0                   16        0.125        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.360        0.000                      0                  239        0.089        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.565        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               1.343        0.000                      0                 8077        0.031        0.000                      0                 8077        3.870        0.000                       0                  2646  
  clk_out2_mb_system_clk_wiz_1_1                                              12.424        0.000                      0                  824        0.094        0.000                      0                  824        8.870        0.000                       0                   404  
  clk_out3_mb_system_clk_wiz_1_1                                              28.814        0.000                      0                12670        0.052        0.000                      0                12670       49.146        0.000                       0                  9378  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1       18.918        0.000                      0                   18                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        6.279        0.000                      0                  142        0.105        0.000                      0                  142  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        8.822        0.000                      0                    8                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1       14.375        0.000                      0                   16        0.474        0.000                      0                   16  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        1.966        0.000                      0                  491        0.114        0.000                      0                  491  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       14.066        0.000                      0                    1        0.155        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.302        0.000                      0                    4        0.417        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.586    39.775    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.775    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.586    39.775    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.775    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.586    39.775    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.775    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.586    39.775    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.775    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.586    39.775    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.775    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.876ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.086    40.477    
                         clock uncertainty           -0.141    40.337    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.515    39.822    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.822    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.876    

Slack (MET) :             35.876ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.837ns (33.382%)  route 1.670ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.286     3.453 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.493     3.946    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.086    40.477    
                         clock uncertainty           -0.141    40.337    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.515    39.822    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.822    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 35.876    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.815ns (38.161%)  route 1.321ns (61.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 f  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.818     2.690    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.118     2.808 r  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.359     3.167    Clock_device/clk_256k_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.264     3.431 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.143     3.574    Clock_device/clk_256k_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.082    40.473    
                         clock uncertainty           -0.141    40.333    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.136    40.197    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.197    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             37.105ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.643ns (33.976%)  route 1.250ns (66.024%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.433     1.872 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.601     2.473    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.105     2.578 r  Clock_device/clk_256k_s.count[6]_i_4/O
                         net (fo=1, routed)           0.649     3.226    Clock_device/clk_256k_s.count[6]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.105     3.331 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     3.331    Clock_device/p_0_in[6]
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.110    40.501    
                         clock uncertainty           -0.141    40.361    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.076    40.437    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.437    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                 37.105    

Slack (MET) :             37.108ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.630ns (35.582%)  route 1.141ns (64.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 40.391 - 39.062 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.439     1.439    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     1.837 f  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.754     2.591    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.232     2.823 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.386     3.209    Clock_device/clk_256k_i_2_n_0
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.329    40.391    Clock_device/clk_25M6_in
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.082    40.473    
                         clock uncertainty           -0.141    40.333    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)       -0.015    40.318    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.318    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 37.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.683%)  route 0.073ns (28.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.073     0.807    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.852    Clock_device/p_0_in[5]
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     0.727    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.534%)  route 0.108ns (36.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.108     0.842    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.048     0.890 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    Clock_device/p_0_in[3]
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.131     0.737    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.108     0.842    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I1_O)        0.045     0.887 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.887    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.120     0.726    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     0.741 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.079     0.820    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.098     0.918 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.918    Clock_device/p_0_in[6]
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     0.714    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.310%)  route 0.242ns (53.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     0.757 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.242     0.999    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    Clock_device/p_0_in[0]
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     0.714    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.359%)  route 0.287ns (60.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.135     0.869    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.151     1.065    Clock_device/clk_256k_i_2_n_0
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.255     0.609    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.059     0.668    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.801%)  route 0.334ns (64.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.223     0.957    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.045     1.002 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.110     1.112    Clock_device/p_0_in[4]
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.066     0.659    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.514%)  route 0.288ns (55.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.135     0.869    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.098     1.012    Clock_device/clk_256k_i_2_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.057 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.054     1.112    Clock_device/clk_256k_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y46          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.255     0.609    
    SLICE_X6Y46          FDRE (Hold_fdre_C_CE)       -0.016     0.593    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.189ns (35.199%)  route 0.348ns (64.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.182     0.916    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.048     0.964 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.166     1.130    Clock_device/p_0_in[1]
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X7Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)        -0.003     0.590    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.207ns (29.516%)  route 0.494ns (70.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.283     1.040    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.043     1.083 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.211     1.294    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.864     0.864    Clock_device/clk_25M6_in
    SLICE_X6Y45          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X6Y45          FDRE (Hold_fdre_C_R)        -0.059     0.534    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.760    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y46     Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y46     Clock_device/clk_256k_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y46     Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y46     Clock_device/clk_256k_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y46     Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X7Y45     Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X6Y45     Clock_device/clk_256k_s.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.360ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.024ns  (logic 0.657ns (21.727%)  route 2.367ns (78.273%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.238    22.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.115    22.280 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.289    22.569    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.206    35.929    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                         -22.569    
  -------------------------------------------------------------------
                         slack                                 13.360    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.643ns (27.076%)  route 1.732ns (72.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 19.226 - 16.667 ) 
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.351     2.879    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.433     3.312 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.816     4.129    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I4_O)        0.105     4.234 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.347     4.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I0_O)        0.105     4.685 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.569     5.254    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.242    19.226    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.277    19.503    
                         clock uncertainty           -0.035    19.467    
    SLICE_X52Y82         FDRE (Setup_fdre_C_CE)      -0.132    19.335    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.092ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.531ns  (logic 0.647ns (25.563%)  route 1.884ns (74.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.044    21.971    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.105    22.076 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.076    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.033    36.168    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.168    
                         arrival time                         -22.076    
  -------------------------------------------------------------------
                         slack                                 14.092    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.431ns  (logic 0.647ns (26.611%)  route 1.784ns (73.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.944    21.871    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.105    21.976 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.976    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.032    36.167    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.167    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.206ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.453ns  (logic 0.669ns (27.269%)  route 1.784ns (72.731%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.944    21.871    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y83         LUT5 (Prop_lut5_I3_O)        0.127    21.998 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.998    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.069    36.204    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 14.206    

Slack (MET) :             14.210ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.444ns  (logic 0.661ns (27.041%)  route 1.783ns (72.959%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 35.895 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.943    21.870    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.119    21.989 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.989    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.245    35.895    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.294    36.189    
                         clock uncertainty           -0.035    36.154    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.045    36.199    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                 14.210    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.177ns  (logic 0.647ns (29.716%)  route 1.530ns (70.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.894 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.690    21.617    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y84         LUT3 (Prop_lut3_I1_O)        0.105    21.722 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.722    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.244    35.894    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.277    36.171    
                         clock uncertainty           -0.035    36.136    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.072    36.208    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                 14.486    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.190ns  (logic 0.660ns (30.133%)  route 1.530ns (69.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.894 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.690    21.617    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y84         LUT4 (Prop_lut4_I2_O)        0.118    21.735 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.244    35.894    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.277    36.171    
                         clock uncertainty           -0.035    36.136    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.106    36.242    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.242    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.098ns  (logic 0.647ns (30.837%)  route 1.451ns (69.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.894 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    20.822    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.105    20.927 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.611    21.538    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.105    21.643 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.643    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X50Y85         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.244    35.894    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y85         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.294    36.188    
                         clock uncertainty           -0.035    36.153    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.072    36.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.225    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.998ns  (logic 0.647ns (32.378%)  route 1.351ns (67.622%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 35.892 - 33.333 ) 
    Source Clock Delay      (SCD):    2.878ns = ( 19.545 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.350    19.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y82         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.437    19.982 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.826    20.808    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.105    20.913 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.525    21.438    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.543 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.543    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X55Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.242    35.892    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.277    36.169    
                         clock uncertainty           -0.035    36.134    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.032    36.166    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.166    
                         arrival time                         -21.543    
  -------------------------------------------------------------------
                         slack                                 14.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.341%)  route 0.245ns (65.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.555     1.267    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.128     1.395 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.245     1.639    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X36Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.118     1.528    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.022     1.550    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.585     1.297    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.493    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X63Y80         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.853     1.678    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y80         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.382     1.297    
    SLICE_X63Y80         FDPE (Hold_fdpe_C_D)         0.075     1.372    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.586     1.298    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.494    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X63Y81         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.854     1.679    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y81         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.382     1.298    
    SLICE_X63Y81         FDPE (Hold_fdpe_C_D)         0.075     1.373    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.823%)  route 0.294ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.644     1.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X30Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.520 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.294     1.814    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X40Y103        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.916     1.741    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y103        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.122     1.619    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.070     1.689    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.584     1.296    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y80         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.437 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.551    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X60Y80         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.851     1.676    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y80         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/CLK
                         clock pessimism             -0.368     1.309    
    SLICE_X60Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.424    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.200%)  route 0.272ns (64.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.554     1.266    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.148     1.414 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.272     1.686    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X36Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.118     1.528    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.012     1.540    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.659%)  route 0.126ns (40.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.556     1.268    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.126     1.534    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg_n_0_[10]
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.579 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.579    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X56Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.824     1.649    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.347     1.303    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.121     1.424    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.064%)  route 0.118ns (47.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.586     1.298    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y81         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.426 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.118     1.544    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X60Y80         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.851     1.676    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y80         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/CLK
                         clock pessimism             -0.347     1.330    
    SLICE_X60Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.385    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.230%)  route 0.129ns (47.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.555     1.267    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.408 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.129     1.537    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X32Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.347     1.300    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.078     1.378    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_35/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_36/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.204%)  route 0.071ns (35.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.585     1.297    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.128     1.425 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_35/Q
                         net (fo=2, routed)           0.071     1.496    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_35_n_0
    SLICE_X63Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_36/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.853     1.678    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_36/C
                         clock pessimism             -0.369     1.310    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.013     1.323    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_36
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X52Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X55Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.681ns  (logic 0.771ns (20.945%)  route 2.910ns (79.055%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.010    23.100    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.234    35.774    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.263    36.037    
                         clock uncertainty           -0.035    36.002    
    SLICE_X36Y79         FDCE (Setup_fdce_C_CE)      -0.337    35.665    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.665    
                         arrival time                         -23.100    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.671ns  (logic 0.771ns (21.004%)  route 2.900ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.999    23.089    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.235    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.263    36.038    
                         clock uncertainty           -0.035    36.003    
    SLICE_X37Y80         FDRE (Setup_fdre_C_CE)      -0.337    35.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.666    
                         arrival time                         -23.089    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.671ns  (logic 0.771ns (21.004%)  route 2.900ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.999    23.089    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.235    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.263    36.038    
                         clock uncertainty           -0.035    36.003    
    SLICE_X37Y80         FDRE (Setup_fdre_C_CE)      -0.337    35.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.666    
                         arrival time                         -23.089    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.671ns  (logic 0.771ns (21.004%)  route 2.900ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.999    23.089    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.235    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.263    36.038    
                         clock uncertainty           -0.035    36.003    
    SLICE_X37Y80         FDRE (Setup_fdre_C_CE)      -0.337    35.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.666    
                         arrival time                         -23.089    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.671ns  (logic 0.771ns (21.004%)  route 2.900ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.999    23.089    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.235    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.263    36.038    
                         clock uncertainty           -0.035    36.003    
    SLICE_X37Y80         FDRE (Setup_fdre_C_CE)      -0.337    35.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.666    
                         arrival time                         -23.089    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.644ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.539ns  (logic 0.771ns (21.783%)  route 2.768ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 35.771 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.868    22.958    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.231    35.771    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.204    35.975    
                         clock uncertainty           -0.035    35.940    
    SLICE_X35Y79         FDCE (Setup_fdce_C_CE)      -0.337    35.603    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.603    
                         arrival time                         -22.958    
  -------------------------------------------------------------------
                         slack                                 12.644    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.432ns  (logic 0.771ns (22.468%)  route 2.661ns (77.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 35.772 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.760    22.850    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y80         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.232    35.772    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y80         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.204    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X35Y80         FDCE (Setup_fdce_C_CE)      -0.337    35.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.604    
                         arrival time                         -22.850    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.274ns  (logic 0.771ns (23.552%)  route 2.503ns (76.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    22.090 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.602    22.692    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.236    35.776    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.263    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X38Y81         FDCE (Setup_fdce_C_CE)      -0.305    35.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.699    
                         arrival time                         -22.692    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.216ns  (logic 0.752ns (23.385%)  route 2.464ns (76.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.105    22.071 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.563    22.635    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X44Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.263    36.041    
                         clock uncertainty           -0.035    36.006    
    SLICE_X44Y81         FDCE (Setup_fdce_C_CE)      -0.168    35.838    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 13.203    

Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.216ns  (logic 0.752ns (23.385%)  route 2.464ns (76.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.752ns = ( 19.419 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.348    19.419    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.437    19.856 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.844    20.700    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.105    20.805 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=5, routed)           0.700    21.505    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X49Y81         LUT4 (Prop_lut4_I3_O)        0.105    21.610 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.357    21.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.105    22.071 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.563    22.635    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X44Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.263    36.041    
                         clock uncertainty           -0.035    36.006    
    SLICE_X44Y81         FDCE (Setup_fdce_C_CE)      -0.168    35.838    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 13.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.182    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.520    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.565 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.565    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X52Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825     1.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.376     1.182    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.120     1.302    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.370%)  route 0.175ns (45.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.182    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.521    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.566 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.566    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825     1.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.376     1.182    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.120     1.302    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.390ns  (logic 0.191ns (48.964%)  route 0.199ns (51.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558    17.849    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.133    18.128    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.045    18.173 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.066    18.239    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X53Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.225    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.849    
    SLICE_X53Y82         FDCE (Hold_fdce_C_D)         0.077    17.926    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.926    
                         arrival time                          18.239    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.389%)  route 0.232ns (52.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.181    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.232     1.577    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.622 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.622    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.556    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.376     1.181    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.121     1.302    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.585%)  route 0.477ns (71.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.544    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824    18.223    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.882    
    SLICE_X52Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.870    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.870    
                         arrival time                          18.544    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.585%)  route 0.477ns (71.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.544    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824    18.223    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.882    
    SLICE_X52Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.870    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.870    
                         arrival time                          18.544    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.585%)  route 0.477ns (71.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.544    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824    18.223    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.882    
    SLICE_X52Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.870    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.870    
                         arrival time                          18.544    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.585%)  route 0.477ns (71.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.544    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824    18.223    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.882    
    SLICE_X52Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.870    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.870    
                         arrival time                          18.544    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.711ns  (logic 0.191ns (26.854%)  route 0.520ns (73.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.276    18.587    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.224    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.883    
    SLICE_X51Y81         FDRE (Hold_fdre_C_CE)       -0.032    17.851    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.587    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.711ns  (logic 0.191ns (26.854%)  route 0.520ns (73.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.585    17.876    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.146    18.022 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.244    18.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.045    18.311 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.276    18.587    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.224    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.883    
    SLICE_X51Y81         FDRE (Hold_fdre_C_CE)       -0.032    17.851    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.587    
  -------------------------------------------------------------------
                         slack                                  0.736    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X50Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X50Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X50Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X50Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X50Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X51Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 2.502ns (31.391%)  route 5.468ns (68.609%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.350    -0.607    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X37Y88         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.348    -0.259 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/Q
                         net (fo=3, routed)           0.785     0.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.242     0.768 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.768    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.385    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.490 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.752    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.857 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.353    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.458 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.969    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.710 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.295    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.400 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.964     7.364    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.337    
                         clock uncertainty           -0.243     9.094    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.707    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.186ns (28.770%)  route 5.412ns (71.230%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 8.989 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.515    -0.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X36Y100        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDSE (Prop_fdse_C_Q)         0.348    -0.094 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/Q
                         net (fo=3, routed)           0.883     0.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[20]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.242     1.031 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27/O
                         net (fo=1, routed)           0.000     1.031    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.363 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.461 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.327    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.432 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.694    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.799 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.400 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.652 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.236    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.346 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.810     7.156    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.281     8.989    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.331    
                         clock uncertainty           -0.243     9.088    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.538    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 2.507ns (32.696%)  route 5.161ns (67.304%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 8.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.350    -0.607    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X37Y88         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.348    -0.259 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/Q
                         net (fo=3, routed)           0.785     0.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.242     0.768 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.768    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.385    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.490 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.752    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.857 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.353    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.458 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.969    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.710 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.295    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.405 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.656     7.061    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.286     8.994    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.336    
                         clock uncertainty           -0.243     9.093    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.543    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.181ns (28.781%)  route 5.397ns (71.219%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.515    -0.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X36Y100        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDSE (Prop_fdse_C_Q)         0.348    -0.094 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/Q
                         net (fo=3, routed)           0.883     0.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[20]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.242     1.031 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27/O
                         net (fo=1, routed)           0.000     1.031    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.363 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.461 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.327    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.432 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.694    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.799 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.400 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.652 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.236    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.341 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.795     7.136    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.337    
                         clock uncertainty           -0.243     9.094    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.707    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 2.507ns (33.307%)  route 5.020ns (66.693%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 8.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.350    -0.607    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X37Y88         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.348    -0.259 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/Q
                         net (fo=3, routed)           0.785     0.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.242     0.768 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.768    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.385    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.490 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.752    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.857 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.353    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.458 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.969    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.710 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.295    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.405 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.516     6.920    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.283     8.991    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.333    
                         clock uncertainty           -0.243     9.090    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.540    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.181ns (29.352%)  route 5.250ns (70.648%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.515    -0.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X36Y100        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDSE (Prop_fdse_C_Q)         0.348    -0.094 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/Q
                         net (fo=3, routed)           0.883     0.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[20]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.242     1.031 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27/O
                         net (fo=1, routed)           0.000     1.031    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.363 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.461 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.327    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.432 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.694    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.799 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.400 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.652 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.236    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.341 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.647     6.989    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.285     8.993    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.335    
                         clock uncertainty           -0.243     9.092    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.705    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.181ns (29.387%)  route 5.241ns (70.613%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.515    -0.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X36Y100        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDSE (Prop_fdse_C_Q)         0.348    -0.094 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/Q
                         net (fo=3, routed)           0.883     0.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[20]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.242     1.031 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27/O
                         net (fo=1, routed)           0.000     1.031    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.363 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.461 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.327    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.432 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.694    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.799 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.400 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.652 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.236    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.341 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.638     6.980    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.284     8.992    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.334    
                         clock uncertainty           -0.243     9.091    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.704    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.502ns (32.774%)  route 5.132ns (67.226%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.350    -0.607    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X37Y88         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.348    -0.259 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/Q
                         net (fo=3, routed)           0.785     0.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.242     0.768 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.768    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.385    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.490 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.752    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.857 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.353    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.458 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.969    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.710 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.295    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.400 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.628     7.028    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y24         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.428     9.135    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.478    
                         clock uncertainty           -0.243     9.235    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.848    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.507ns (33.571%)  route 4.961ns (66.429%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.350    -0.607    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X37Y88         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.348    -0.259 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[28]/Q
                         net (fo=3, routed)           0.785     0.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.242     0.768 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.768    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.225    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.385    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.490 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.752    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.857 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.353    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.458 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.969    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.710 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.295    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.405 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.457     6.861    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.428     9.135    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.478    
                         clock uncertainty           -0.243     9.235    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.685    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.181ns (29.874%)  route 5.120ns (70.126%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 8.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.515    -0.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X36Y100        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDSE (Prop_fdse_C_Q)         0.348    -0.094 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[9]/Q
                         net (fo=3, routed)           0.883     0.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[20]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.242     1.031 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27/O
                         net (fo=1, routed)           0.000     1.031    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_27_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.363 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.461 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.866     2.327    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.105     2.432 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.261     2.694    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.799 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.496     3.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.105     3.400 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.511     3.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X30Y94         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.652 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.585     5.236    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.341 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.517     6.859    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.280     8.988    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.330    
                         clock uncertainty           -0.243     9.087    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.700    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.644    -0.530    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X31Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/Q
                         net (fo=1, routed)           0.142    -0.247    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr
    SLICE_X31Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.830    -0.850    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X31Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/C
                         clock pessimism              0.502    -0.348    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070    -0.278    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.247ns (55.715%)  route 0.196ns (44.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.548    -0.626    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X38Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/Q
                         net (fo=2, routed)           0.196    -0.282    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/ip2Bus_WrAck_core_reg
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.099    -0.183 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_i_1/O
                         net (fo=1, routed)           0.000    -0.183    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/IP2Bus_WrAck_1
    SLICE_X34Y73         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.813    -0.867    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X34Y73         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/C
                         clock pessimism              0.502    -0.365    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.121    -0.244    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.352%)  route 0.215ns (62.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.550    -0.624    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=9, routed)           0.215    -0.281    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[17]
    SLICE_X39Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.819    -0.861    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X39Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[8]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X39Y80         FDRE (Hold_fdre_C_D)         0.016    -0.343    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.550    -0.624    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X35Y71         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.066    -0.417    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X34Y71         SRL16E                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.817    -0.864    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X34Y71         SRL16E                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_16/CLK
                         clock pessimism              0.254    -0.611    
    SLICE_X34Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.494    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_16
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.371%)  route 0.128ns (47.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X49Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=5, routed)           0.128    -0.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DIA0
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.274    -0.589    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.442    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (62.011%)  route 0.151ns (37.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.644    -0.530    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X30Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=2, routed)           0.151    -0.231    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.133 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.133    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_0
    SLICE_X30Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.830    -0.850    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X30Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.502    -0.348    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.227    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (62.011%)  route 0.151ns (37.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.644    -0.530    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X30Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=2, routed)           0.151    -0.231    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.133 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.133    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_rep_1
    SLICE_X30Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.830    -0.850    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X30Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_rep/C
                         clock pessimism              0.502    -0.348    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.227    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg_rep
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.982%)  route 0.300ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y78         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/Q
                         net (fo=3, routed)           0.300    -0.182    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/MB_out
    SLICE_X43Y81         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.859    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y81         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                         clock pessimism              0.502    -0.357    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.070    -0.287    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.136%)  route 0.266ns (61.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X50Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=25, routed)          0.266    -0.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.253    -0.610    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.301    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.136%)  route 0.266ns (61.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X50Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=25, routed)          0.266    -0.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X52Y75         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.253    -0.610    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.301    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y19     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y19     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y15     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y15     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y97     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y88     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y89     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y89     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       12.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.545ns (35.332%)  route 4.658ns (64.668%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.760     4.272    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.105     4.377 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.347     5.724    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.105     5.829 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.800     6.629    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)       -0.031    19.053    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.196ns (18.424%)  route 5.295ns (81.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 19.004 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.405    -0.551    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.317 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.943     2.260    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.105     2.365 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.114     3.479    FIFO_BUFFERS/u_full_1
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.105     3.584 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.895     4.479    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.118     4.597 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.343     5.940    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.296    19.004    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.444    19.449    
                         clock uncertainty           -0.264    19.185    
    RAMB36_X2Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.636    18.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.558ns (38.066%)  route 4.162ns (61.934%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.625     4.137    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105     4.242 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.964     5.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.118     5.324 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.822     6.146    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_CE)      -0.314    18.770    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.558ns (38.066%)  route 4.162ns (61.934%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.625     4.137    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105     4.242 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.964     5.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.118     5.324 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.822     6.146    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_CE)      -0.314    18.770    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.558ns (38.066%)  route 4.162ns (61.934%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.625     4.137    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105     4.242 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.964     5.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.118     5.324 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.822     6.146    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_CE)      -0.314    18.770    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.558ns (38.066%)  route 4.162ns (61.934%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.625     4.137    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.105     4.242 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.964     5.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.118     5.324 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.822     6.146    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_CE)      -0.314    18.770    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.644ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.545ns (36.664%)  route 4.396ns (63.336%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.760     4.272    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.105     4.377 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.335     5.712    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.105     5.817 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.551     6.368    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X57Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.236    18.944    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X57Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.401    19.345    
                         clock uncertainty           -0.264    19.082    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)       -0.070    19.012    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 12.644    

Slack (MET) :             12.658ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 2.545ns (36.580%)  route 4.412ns (63.420%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.760     4.272    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.105     4.377 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.347     5.724    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X57Y76         LUT5 (Prop_lut5_I3_O)        0.105     5.829 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.554     6.383    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[5]
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)       -0.042    19.042    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 12.658    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.545ns (36.600%)  route 4.409ns (63.400%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.760     4.272    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.105     4.377 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.335     5.712    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.105     5.817 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.563     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.238    18.946    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X54Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.401    19.347    
                         clock uncertainty           -0.264    19.084    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)       -0.037    19.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.545ns (37.035%)  route 4.327ns (62.965%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.052     2.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.708 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=8, routed)           0.699     3.407    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.512 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.760     4.272    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.105     4.377 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.347     5.724    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.105     5.829 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.469     6.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X57Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.236    18.944    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X57Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.401    19.345    
                         clock uncertainty           -0.264    19.082    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)       -0.073    19.009    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                 12.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.552    -0.622    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.275    -0.206    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X46Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X46Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.300    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.580    -0.594    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X61Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.398    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X61Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.846    -0.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X61Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.594    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.075    -0.519    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.551    -0.623    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X53Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.427    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X53Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.818    -0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X53Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.623    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.075    -0.548    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y3      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y4      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y1      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y3      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y10     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y9      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y8      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y9      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y7      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y8      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y76     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       28.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.814ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.766ns  (logic 32.398ns (45.782%)  route 38.368ns (54.218%))
  Logic Levels:           187  (CARRY4=150 LUT1=2 LUT2=6 LUT3=1 LUT4=3 LUT5=21 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.646    65.870    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c4[22]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.253    66.123 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_5/O
                         net (fo=21, routed)          1.110    67.233    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/u_SNR_Check/u_Division/c1
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    67.338 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_2__0/O
                         net (fo=3, routed)           1.293    68.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_2[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I3_O)        0.105    68.737 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3/O
                         net (fo=1, routed)           0.776    69.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    69.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.029    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    70.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    70.161    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.342    99.284    
                         clock uncertainty           -0.354    98.929    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.046    98.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         98.975    
                         arrival time                         -70.161    
  -------------------------------------------------------------------
                         slack                                 28.814    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.631ns  (logic 31.760ns (45.612%)  route 37.871ns (54.388%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=3 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.060ns = ( 98.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.646    65.870    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c4[22]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.253    66.123 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_5/O
                         net (fo=21, routed)          1.110    67.233    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/u_SNR_Check/u_Division/c1
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    67.338 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_2__0/O
                         net (fo=3, routed)           1.573    68.911    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]_0[2]
    SLICE_X47Y73         LUT3 (Prop_lut3_I0_O)        0.115    69.026 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_1/O
                         net (fo=1, routed)           0.000    69.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[1]
    SLICE_X47Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.232    98.940    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/C
                         clock pessimism              0.342    99.282    
                         clock uncertainty           -0.354    98.927    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.069    98.996    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                         -69.026    
  -------------------------------------------------------------------
                         slack                                 29.970    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.001ns  (logic 31.764ns (46.034%)  route 37.237ns (53.966%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=3 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.646    65.870    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c4[22]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.253    66.123 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_5/O
                         net (fo=21, routed)          0.903    67.027    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/u_SNR_Check/u_Division/c1
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.105    67.132 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_2/O
                         net (fo=3, routed)           1.145    68.277    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]_0[4]
    SLICE_X49Y72         LUT3 (Prop_lut3_I0_O)        0.119    68.396 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_1/O
                         net (fo=1, routed)           0.000    68.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[3]
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)        0.069    99.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -68.396    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.626ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.941ns  (logic 31.750ns (46.054%)  route 37.191ns (53.946%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=3 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.646    65.870    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c4[22]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.253    66.123 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_5/O
                         net (fo=21, routed)          0.907    67.031    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/u_SNR_Check/u_Division/c1
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.105    67.136 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[5]_i_2/O
                         net (fo=3, routed)           1.096    68.232    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]_0[3]
    SLICE_X49Y72         LUT3 (Prop_lut3_I0_O)        0.105    68.337 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[5]_i_1/O
                         net (fo=1, routed)           0.000    68.337    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[2]
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)        0.030    98.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                         -68.337    
  -------------------------------------------------------------------
                         slack                                 30.626    

Slack (MET) :             30.678ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.889ns  (logic 31.997ns (46.447%)  route 36.892ns (53.553%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    65.284 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.506    65.790    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.278    66.068 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.387    66.456    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X45Y68         LUT5 (Prop_lut5_I3_O)        0.267    66.723 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          1.457    68.179    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.105    68.284 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[10]_i_1/O
                         net (fo=1, routed)           0.000    68.284    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[6]
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.030    98.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                         -68.284    
  -------------------------------------------------------------------
                         slack                                 30.678    

Slack (MET) :             30.693ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.800ns  (logic 31.750ns (46.148%)  route 37.050ns (53.852%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.359    65.583    PhaseHydrophones/u_SNR_Check/u_Division/O[2]
    SLICE_X44Y67         LUT4 (Prop_lut4_I3_O)        0.253    65.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_7/O
                         net (fo=6, routed)           0.531    66.367    PhaseHydrophones/u_SNR_Check/u_Division/p_0_in
    SLICE_X48Y63         LUT6 (Prop_lut6_I2_O)        0.105    66.472 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_2/O
                         net (fo=1, routed)           0.906    67.378    PhaseHydrophones/u_SNR_Check/u_Division/data1[14]
    SLICE_X47Y68         LUT5 (Prop_lut5_I0_O)        0.105    67.483 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_1/O
                         net (fo=3, routed)           0.713    68.196    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[6]
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)       -0.044    98.888    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -68.196    
  -------------------------------------------------------------------
                         slack                                 30.693    

Slack (MET) :             30.703ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.903ns  (logic 32.011ns (46.458%)  route 36.892ns (53.542%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    65.284 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.506    65.790    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.278    66.068 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.387    66.456    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X45Y68         LUT5 (Prop_lut5_I3_O)        0.267    66.723 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          1.457    68.179    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.119    68.298 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[11]_i_1/O
                         net (fo=1, routed)           0.000    68.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[7]
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.069    99.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -68.298    
  -------------------------------------------------------------------
                         slack                                 30.703    

Slack (MET) :             30.767ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.795ns  (logic 31.750ns (46.152%)  route 37.045ns (53.848%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=3 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.060ns = ( 98.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.646    65.870    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c4[22]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.253    66.123 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_5/O
                         net (fo=21, routed)          0.908    67.031    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/u_SNR_Check/u_Division/c1
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    67.136 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_2/O
                         net (fo=3, routed)           0.949    68.085    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]_0[1]
    SLICE_X47Y73         LUT3 (Prop_lut3_I0_O)        0.105    68.190 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_1/O
                         net (fo=1, routed)           0.000    68.190    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[0]
    SLICE_X47Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.232    98.940    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/C
                         clock pessimism              0.342    99.282    
                         clock uncertainty           -0.354    98.927    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.030    98.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -68.190    
  -------------------------------------------------------------------
                         slack                                 30.767    

Slack (MET) :             30.895ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.600ns  (logic 31.750ns (46.283%)  route 36.850ns (53.717%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    65.224 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[2]
                         net (fo=4, routed)           0.359    65.583    PhaseHydrophones/u_SNR_Check/u_Division/O[2]
    SLICE_X44Y67         LUT4 (Prop_lut4_I3_O)        0.253    65.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_7/O
                         net (fo=6, routed)           0.528    66.364    PhaseHydrophones/u_SNR_Check/u_Division/p_0_in
    SLICE_X48Y63         LUT6 (Prop_lut6_I2_O)        0.105    66.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.704    67.173    PhaseHydrophones/u_SNR_Check/u_Division/data1[8]
    SLICE_X47Y68         LUT5 (Prop_lut5_I0_O)        0.105    67.278 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_1/O
                         net (fo=3, routed)           0.717    67.995    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[0]
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X48Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/C
                         clock pessimism              0.342    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)       -0.042    98.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -67.995    
  -------------------------------------------------------------------
                         slack                                 30.895    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        68.671ns  (logic 31.997ns (46.595%)  route 36.674ns (53.405%))
  Logic Levels:           184  (CARRY4=147 LUT1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.057ns = ( 98.943 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.226 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[3]/Q
                         net (fo=5, routed)           1.326     1.101    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.105     1.206 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39/O
                         net (fo=1, routed)           0.000     1.206    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_39_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.663 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.663    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.761 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.761    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.977 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           1.119     3.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I2_O)        0.309     3.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.494     3.898    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.105     4.003 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          0.855     4.858    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.963 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.707     5.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X37Y65         LUT1 (Prop_lut1_I0_O)        0.105     5.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.374     6.149    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.629 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.629    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.727 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.727    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.987 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52/O[3]
                         net (fo=30, routed)          1.418     8.405    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_52_n_4
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.257     8.662 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_36/O
                         net (fo=1, routed)           0.000     8.662    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_51_0[0]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.276 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.544     9.820    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.252    10.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    10.072    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    10.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.627    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.725    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.841    11.762    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.105    11.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    11.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.324 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.324    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.422 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.422    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.618    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.762    13.478    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X28Y62         LUT5 (Prop_lut5_I0_O)        0.105    13.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115/O
                         net (fo=1, routed)           0.000    13.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_115_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.138 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.138    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.432 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.938    15.371    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.476 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    15.476    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.933 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.933    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.129 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.129    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.227 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.227    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.325 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.114    17.439    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[23]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.105    17.544 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_83/O
                         net (fo=1, routed)           0.000    17.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_22[1]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          0.802    19.097    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.105    19.202 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    19.202    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.846 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.846    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.942    20.988    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.105    21.093 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    21.093    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.550 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.550    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.648 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.648    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.746 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.942 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          1.088    23.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[20]
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.105    23.135 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_22/O
                         net (fo=1, routed)           0.000    23.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_17[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          1.068    24.856    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.105    24.961 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    24.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.516 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.516    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.614 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.614    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.927    26.737    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.105    26.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    26.842    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.299 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.495 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.495    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.593 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.593    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.691 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.963    28.654    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.105    28.759 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    28.759    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.237    30.845    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.105    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          1.085    32.884    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.105    32.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    32.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.642 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.642    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.838 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.969    34.807    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    34.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    35.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.656    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.928    36.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.105    36.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    36.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.965    38.603    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.105    38.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    38.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.252    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.452 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.452    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.552 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.009    40.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.105    40.666 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_22/O
                         net (fo=1, routed)           0.000    40.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_22[1]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.123    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.221 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.221    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.319 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.319    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.417 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.972    42.389    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.105    42.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    42.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.061    44.404    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    44.509 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    44.509    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.162    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.260    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.046    46.403    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.105    46.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.357 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.820    48.178    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.672 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    48.672    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    48.850 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/O[0]
                         net (fo=2, routed)           0.980    49.829    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_110[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.238    50.067 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_154/O
                         net (fo=1, routed)           0.000    50.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_168[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    50.511 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    50.511    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    50.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.711 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.811 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          1.178    51.989    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.105    52.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    52.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    52.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    52.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.943 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.098    54.042    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.105    54.147 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.147    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    54.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    54.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    54.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[3]
                         net (fo=24, routed)          1.106    56.102    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.105    56.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    56.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_212_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    56.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.762 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    56.762    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          1.024    58.080    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.105    58.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    58.629    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.729 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    58.729    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    58.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.929 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.929    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.029 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          0.969    59.998    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.105    60.103 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    60.103    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    60.658    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.756 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    60.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.854 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    60.854    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          1.010    61.962    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.105    62.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    62.067    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.605 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    62.605    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.703 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    62.703    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.801 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.801    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.991 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.245    63.237    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.261    63.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.556    64.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    64.534 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.534    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.024    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    65.284 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.506    65.790    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.278    66.068 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.387    66.456    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X45Y68         LUT5 (Prop_lut5_I3_O)        0.267    66.723 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          1.238    67.961    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X50Y73         LUT3 (Prop_lut3_I1_O)        0.105    68.066 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_1/O
                         net (fo=1, routed)           0.000    68.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[8]
    SLICE_X50Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.235    98.943    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y73         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/C
                         clock pessimism              0.342    99.285    
                         clock uncertainty           -0.354    98.930    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.072    99.002    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         99.002    
                         arrival time                         -68.066    
  -------------------------------------------------------------------
                         slack                                 30.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.251ns (60.197%)  route 0.166ns (39.803%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/Q
                         net (fo=3, routed)           0.166    -0.309    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg_n_0_[11]
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.264    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7[7]_i_4__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.199 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.199    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout6[5]
    SLICE_X35Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.823    -0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[5]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105    -0.251    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.247ns (59.346%)  route 0.169ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.554    -0.620    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/clk
    SLICE_X30Y20         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[5]/Q
                         net (fo=1, routed)           0.169    -0.303    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re[5]
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.099    -0.204 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.204    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re_next[5]
    SLICE_X39Y20         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.821    -0.860    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/clk
    SLICE_X39Y20         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re_reg[5]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.091    -0.267    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_btfIn2Reg_re_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.265ns (61.157%)  route 0.168ns (38.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.556    -0.618    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y31         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.309    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg_n_0_[8]
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.185 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.185    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout6[9]
    SLICE_X35Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.824    -0.857    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[9]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105    -0.250    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[9]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.265ns (61.157%)  route 0.168ns (38.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.557    -0.617    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg[12]/Q
                         net (fo=3, routed)           0.168    -0.308    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin6_reg_n_0_[12]
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.184 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.184    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout6[13]
    SLICE_X35Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.825    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[13]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105    -0.249    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin7_reg[13]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.464%)  route 0.112ns (40.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X8Y15          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][14]/Q
                         net (fo=2, routed)           0.112    -0.336    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg_1[14]
    RAMB18_X0Y5          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.869    -0.812    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/clk
    RAMB18_X0Y5          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.558    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.155    -0.403    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.252ns (54.359%)  route 0.212ns (45.641%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.557    -0.617    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[5]/Q
                         net (fo=2, routed)           0.212    -0.264    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg_n_0_[5]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.219 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.219    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7[7]_i_4__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.153 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.153    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout6[5]
    SLICE_X34Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.823    -0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7_reg[5]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.134    -0.222    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Im_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.954%)  route 0.228ns (64.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.563    -0.611    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X39Y5          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Im_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Im_Reg_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.255    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[0][16]_0[1]
    SLICE_X31Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X31Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[0][1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.022    -0.325    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X8Y14          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][5]/Q
                         net (fo=2, routed)           0.118    -0.330    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg_1[5]
    RAMB18_X0Y5          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.869    -0.812    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/clk
    RAMB18_X0Y5          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.558    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.403    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.388%)  route 0.170ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.569    -0.605    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X57Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.294    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/Q[3]
    RAMB18_X2Y0          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.875    -0.806    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/clk
    RAMB18_X2Y0          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.551    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.368    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.388%)  route 0.170ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.569    -0.605    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X57Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg23_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.294    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/Q[3]
    RAMB18_X2Y1          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.875    -0.806    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/clk
    RAMB18_X2Y1          RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.551    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.368    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y2      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y0      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y9      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y3      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y1      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y7      PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y8      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_5_reg[7]_srl9___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y62     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y62     FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][0]_srl2___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X38Y3      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][16]_srl2___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y34     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y29      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y62     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y1       FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y25     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y25     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.918ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.879ns  (logic 0.398ns (45.259%)  route 0.481ns (54.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.481     0.879    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.203    19.797    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.183%)  route 0.505ns (53.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.505     0.938    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[0]
    SLICE_X53Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.916ns  (logic 0.433ns (47.265%)  route 0.483ns (52.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.916    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X53Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y78         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.899ns  (logic 0.379ns (42.135%)  route 0.520ns (57.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.520     0.899    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)       -0.073    19.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 19.028    

Slack (MET) :             19.036ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.088%)  route 0.366ns (47.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.764    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X53Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y78         FDRE (Setup_fdre_C_D)       -0.200    19.800    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.800    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 19.036    

Slack (MET) :             19.042ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.673%)  route 0.358ns (47.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.756    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X51Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.202    19.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 19.042    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.898%)  route 0.379ns (52.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.379     0.727    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X44Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)       -0.209    19.791    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.861%)  route 0.350ns (50.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.350     0.698    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X47Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.212    19.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 19.090    

Slack (MET) :             19.119ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.838%)  route 0.365ns (51.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.365     0.713    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.168    19.832    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 19.119    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.801ns  (logic 0.433ns (54.047%)  route 0.368ns (45.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.801    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.073    19.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                 19.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 Automatic_Gain_Control/error_agc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.507ns (17.696%)  route 2.358ns (82.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.341    -0.616    Automatic_Gain_Control/clk
    SLICE_X44Y71         FDRE                                         r  Automatic_Gain_Control/error_agc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.237 f  Automatic_Gain_Control/error_agc_reg/Q
                         net (fo=6, routed)           1.281     1.044    Automatic_Gain_Control/error
    SLICE_X45Y72         LUT2 (Prop_lut2_I1_O)        0.128     1.172 r  Automatic_Gain_Control/agc_on_INST_0/O
                         net (fo=1, routed)           1.077     2.250    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X40Y78         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.233     8.941    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X40Y78         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.205    
                         clock uncertainty           -0.474     8.731    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.202     8.529    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.348ns (12.846%)  route 2.361ns (87.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X48Y59         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.348    -0.251 r  y_reg[1]/Q
                         net (fo=1, routed)           2.361     2.110    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[1]
    SLICE_X46Y62         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.243     8.951    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X46Y62         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.215    
                         clock uncertainty           -0.474     8.741    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)       -0.164     8.577    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 x_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.348ns (14.153%)  route 2.111ns (85.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.352    -0.605    u_clk_10mhz
    SLICE_X49Y65         FDRE                                         r  x_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.348    -0.257 r  x_reg[31]/Q
                         net (fo=1, routed)           2.111     1.854    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[31]
    SLICE_X54Y65         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.244     8.952    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X54Y65         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[31]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.474     8.742    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)       -0.168     8.574    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[31]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.433ns (16.859%)  route 2.135ns (83.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.357    -0.600    u_clk_10mhz
    SLICE_X52Y60         FDRE                                         r  y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.433    -0.167 r  y_reg[23]/Q
                         net (fo=1, routed)           2.135     1.969    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[23]
    SLICE_X52Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.246     8.954    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X52Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.027     8.717    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.379ns (15.073%)  route 2.135ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X48Y59         FDRE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  y_reg[17]/Q
                         net (fo=1, routed)           2.135     1.916    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[17]
    SLICE_X46Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.243     8.951    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X46Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.264     9.215    
                         clock uncertainty           -0.474     8.741    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.033     8.708    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.398ns (16.794%)  route 1.972ns (83.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.357    -0.600    u_clk_10mhz
    SLICE_X52Y60         FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.398    -0.202 r  y_reg[7]/Q
                         net (fo=1, routed)           1.972     1.770    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[7]
    SLICE_X52Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.246     8.954    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X52Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.160     8.584    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 z_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.379ns (15.915%)  route 2.002ns (84.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.416    -0.541    u_clk_10mhz
    SLICE_X58Y66         FDRE                                         r  z_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  z_reg[20]/Q
                         net (fo=1, routed)           2.002     1.841    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[20]
    SLICE_X57Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.243     8.951    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X57Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[20]/C
                         clock pessimism              0.264     9.215    
                         clock uncertainty           -0.474     8.741    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.078     8.663    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[20]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.348ns (15.251%)  route 1.934ns (84.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 8.950 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.416    -0.541    u_clk_10mhz
    SLICE_X58Y66         FDRE                                         r  z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.348    -0.193 r  z_reg[4]/Q
                         net (fo=1, routed)           1.934     1.741    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[4]
    SLICE_X52Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.242     8.950    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X52Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/C
                         clock pessimism              0.264     9.214    
                         clock uncertainty           -0.474     8.740    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.176     8.564    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 z_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.379ns (15.691%)  route 2.036ns (84.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 8.946 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.414    -0.543    u_clk_10mhz
    SLICE_X58Y68         FDRE                                         r  z_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  z_reg[12]/Q
                         net (fo=1, routed)           2.036     1.873    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[12]
    SLICE_X54Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.238     8.946    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X54Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/C
                         clock pessimism              0.264     9.210    
                         clock uncertainty           -0.474     8.736    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.037     8.699    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 z_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.398ns (17.197%)  route 1.916ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    u_clk_10mhz
    SLICE_X56Y64         FDRE                                         r  z_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.398    -0.204 r  z_reg[16]/Q
                         net (fo=1, routed)           1.916     1.713    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[16]
    SLICE_X53Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.244     8.952    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X53Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.474     8.742    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.200     8.542    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  6.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 y_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.942%)  route 0.780ns (84.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    u_clk_10mhz
    SLICE_X56Y64         FDRE                                         r  y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  y_reg[30]/Q
                         net (fo=1, routed)           0.780     0.316    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[30]
    SLICE_X54Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.826    -0.854    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X54Y67         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[30]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.474     0.175    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.036     0.211    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.164ns (16.597%)  route 0.824ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    u_clk_10mhz
    SLICE_X50Y60         FDRE                                         r  y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  y_reg[21]/Q
                         net (fo=1, routed)           0.824     0.376    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[21]
    SLICE_X50Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.829    -0.851    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X50Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.090     0.268    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.112%)  route 0.794ns (82.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    u_clk_10mhz
    SLICE_X52Y70         FDRE                                         r  z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  z_reg[11]/Q
                         net (fo=1, routed)           0.794     0.339    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[11]
    SLICE_X53Y70         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.823    -0.857    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X53Y70         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.059     0.231    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.611%)  route 0.823ns (83.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    u_clk_10mhz
    SLICE_X52Y70         FDRE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  x_reg[23]/Q
                         net (fo=1, routed)           0.823     0.368    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[23]
    SLICE_X52Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.858    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X52Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[23]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.087     0.258    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 z_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.636%)  route 0.822ns (85.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.560    -0.614    u_clk_10mhz
    SLICE_X53Y65         FDRE                                         r  z_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  z_reg[17]/Q
                         net (fo=1, routed)           0.822     0.349    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[17]
    SLICE_X51Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.829    -0.851    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X51Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.061     0.239    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 y_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.717%)  route 0.805ns (86.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    u_clk_10mhz
    SLICE_X57Y63         FDRE                                         r  y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  y_reg[29]/Q
                         net (fo=1, routed)           0.805     0.321    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[29]
    SLICE_X56Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.829    -0.851    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X56Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[29]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.032     0.210    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.148ns (15.828%)  route 0.787ns (84.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    u_clk_10mhz
    SLICE_X50Y60         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  y_reg[4]/Q
                         net (fo=1, routed)           0.787     0.323    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[4]
    SLICE_X50Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.832    -0.848    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X50Y61         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[4]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.030     0.211    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.164ns (16.598%)  route 0.824ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.561    -0.613    u_clk_10mhz
    SLICE_X56Y66         FDRE                                         r  x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  x_reg[14]/Q
                         net (fo=1, routed)           0.824     0.375    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[14]
    SLICE_X54Y66         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.827    -0.853    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X54Y66         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.087     0.263    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 z_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.064%)  route 0.782ns (85.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.585    -0.589    u_clk_10mhz
    SLICE_X59Y68         FDRE                                         r  z_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  z_reg[26]/Q
                         net (fo=1, routed)           0.782     0.321    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[26]
    SLICE_X54Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.858    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X54Y71         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[26]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.036     0.207    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.148ns (15.759%)  route 0.791ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    u_clk_10mhz
    SLICE_X54Y60         FDRE                                         r  y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  y_reg[27]/Q
                         net (fo=1, routed)           0.791     0.327    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[27]
    SLICE_X54Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.829    -0.851    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X54Y63         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[27]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.033     0.211    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.822ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.433ns (39.226%)  route 0.671ns (60.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.671     1.104    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)       -0.074     9.926    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.397%)  route 0.493ns (58.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.493     0.841    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.165     9.835    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.905ns  (logic 0.379ns (41.891%)  route 0.526ns (58.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.526     0.905    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.033     9.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.932%)  route 0.393ns (53.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     0.741    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.166     9.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.391%)  route 0.343ns (49.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.343     0.691    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)       -0.208     9.792    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.790ns  (logic 0.379ns (48.003%)  route 0.411ns (51.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.411     0.790    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)       -0.075     9.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  9.135    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.145%)  route 0.377ns (49.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.756    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)       -0.073     9.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.172%)  route 0.376ns (49.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.376     0.755    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.031     9.969    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  9.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.748ns (17.120%)  route 3.621ns (82.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 19.004 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.383     1.195    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.232     1.427 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.895     2.322    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.118     2.440 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.343     3.783    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.296    19.004    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.268    
                         clock uncertainty           -0.474    18.794    
    RAMB36_X2Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.636    18.158    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.749ns (17.802%)  route 3.458ns (82.198%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 18.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.055     0.866    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.232     1.098 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.375     2.474    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.119     2.593 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.028     3.621    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.289    18.997    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.261    
                         clock uncertainty           -0.474    18.786    
    RAMB36_X2Y10         FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.159    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.788ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.748ns (18.889%)  route 3.212ns (81.111%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.383     1.195    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.232     1.427 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.895     2.322    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.118     2.440 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.934     3.374    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.636    18.162    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 14.788    

Slack (MET) :             14.897ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.749ns (19.414%)  route 3.109ns (80.586%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 19.006 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.055     0.866    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.232     1.098 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.375     2.474    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.119     2.593 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.679     3.272    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.298    19.006    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.270    
                         clock uncertainty           -0.474    18.796    
    RAMB36_X2Y7          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.169    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.169    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 14.897    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.749ns (19.415%)  route 3.109ns (80.585%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 19.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.055     0.866    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.232     1.098 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.375     2.474    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.119     2.593 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.679     3.272    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.302    19.010    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.274    
                         clock uncertainty           -0.474    18.800    
    RAMB36_X2Y9          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.173    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.749ns (19.470%)  route 3.098ns (80.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 18.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.056     0.868    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I2_O)        0.232     1.100 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.684     1.784    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.119     1.903 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.358     3.261    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.286    18.994    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.258    
                         clock uncertainty           -0.474    18.784    
    RAMB36_X0Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.163    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.163    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             14.956ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.748ns (19.788%)  route 3.032ns (80.212%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 18.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.383     1.195    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.232     1.427 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.895     2.322    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.118     2.440 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.754     3.194    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.288    18.996    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.260    
                         clock uncertainty           -0.474    18.786    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.636    18.150    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.150    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 14.956    

Slack (MET) :             15.032ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.737ns (19.785%)  route 2.988ns (80.215%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.165     0.977    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.232     1.209 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.733     1.943    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.107     2.050 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.089     3.139    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y9          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.171    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 15.032    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.749ns (20.924%)  route 2.831ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 19.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.055     0.866    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.232     1.098 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.375     2.474    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.119     2.593 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.401     2.994    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.301    19.009    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.273    
                         clock uncertainty           -0.474    18.799    
    RAMB36_X2Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.172    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.749ns (20.996%)  route 2.818ns (79.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 19.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.371    -0.586    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.398    -0.188 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.056     0.868    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I2_O)        0.232     1.100 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.684     1.784    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.119     1.903 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.079     2.981    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.292    19.000    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.264    
                         clock uncertainty           -0.474    18.790    
    RAMB36_X0Y6          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.169    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.169    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 15.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.254ns (18.960%)  route 1.086ns (81.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.464     0.019    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.064 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.278     0.342    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.344     0.731    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.474     0.218    
    RAMB36_X0Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.039     0.257    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.258ns (18.946%)  route 1.104ns (81.054%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.463     0.018    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.063 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.323     0.387    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.049     0.436 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.317     0.753    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X1Y9          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.263    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.258ns (18.734%)  route 1.119ns (81.266%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.463     0.018    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.063 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.323     0.387    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.049     0.436 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.333     0.768    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X1Y8          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.262    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.258ns (18.064%)  route 1.170ns (81.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.463     0.018    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.063 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.323     0.387    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.049     0.436 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.384     0.819    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X1Y10         FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.262    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.254ns (16.801%)  route 1.258ns (83.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.464     0.019    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.064 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.278     0.342    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.516     0.903    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X0Y8          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.039     0.261    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.253ns (15.769%)  route 1.351ns (84.231%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.380    -0.065    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.020 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.712     0.693    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.044     0.737 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.259     0.995    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X2Y8          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.263    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.254ns (15.958%)  route 1.338ns (84.042%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.714     0.269    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.390     0.704    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.749 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.234     0.983    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.867    -0.814    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.474     0.216    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.034     0.250    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.254ns (15.880%)  route 1.346ns (84.120%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.464     0.019    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.064 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.278     0.342    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.604     0.991    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.039     0.253    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.258ns (15.516%)  route 1.405ns (84.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.463     0.018    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.063 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.323     0.387    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.049     0.436 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.618     1.054    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X0Y9          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.263    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.253ns (14.526%)  route 1.489ns (85.474%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    FIFO_BUFFERS/clk_read
    SLICE_X14Y40         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.380    -0.065    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.020 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.712     0.693    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.044     0.737 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.396     1.133    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.870    -0.811    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.474     0.219    
    RAMB36_X2Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.259    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.501ns  (logic 1.646ns (21.944%)  route 5.855ns (78.056%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 99.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          1.077    96.600    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.286    96.886 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[12]_i_1__1/O
                         net (fo=1, routed)           0.000    96.886    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[12]_i_1__1_n_0
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.323    99.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[12]/C
                         clock pessimism              0.264    99.294    
                         clock uncertainty           -0.474    98.820    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.032    98.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.852    
                         arrival time                         -96.886    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.484ns  (logic 1.646ns (21.992%)  route 5.838ns (78.008%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 99.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          1.060    96.583    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.286    96.869 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[11]_i_1__1/O
                         net (fo=1, routed)           0.000    96.869    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[11]_i_1__1_n_0
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.323    99.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[11]/C
                         clock pessimism              0.264    99.294    
                         clock uncertainty           -0.474    98.820    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.030    98.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.850    
                         arrival time                         -96.869    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.430ns  (logic 1.646ns (22.153%)  route 5.784ns (77.847%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          1.006    96.529    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.286    96.815 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[10]_i_1__1/O
                         net (fo=1, routed)           0.000    96.815    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[10]_i_1__1_n_0
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[10]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.030    98.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.852    
                         arrival time                         -96.815    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.411ns  (logic 1.646ns (22.211%)  route 5.765ns (77.789%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 99.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.987    96.510    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.286    96.796 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[14]_i_1__1/O
                         net (fo=1, routed)           0.000    96.796    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[14]_i_1__1_n_0
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.323    99.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[14]/C
                         clock pessimism              0.264    99.294    
                         clock uncertainty           -0.474    98.820    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.033    98.853    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.853    
                         arrival time                         -96.796    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.407ns  (logic 1.646ns (22.223%)  route 5.761ns (77.777%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 99.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.983    96.506    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.286    96.792 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[13]_i_1__1/O
                         net (fo=1, routed)           0.000    96.792    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[13]_i_1__1_n_0
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.323    99.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[13]/C
                         clock pessimism              0.264    99.294    
                         clock uncertainty           -0.474    98.820    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.032    98.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.852    
                         arrival time                         -96.792    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.377ns  (logic 1.646ns (22.311%)  route 5.731ns (77.689%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.953    96.477    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.286    96.763 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    96.763    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[3]_i_1__1_n_0
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[3]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.032    98.854    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.854    
                         arrival time                         -96.762    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.385ns  (logic 1.646ns (22.288%)  route 5.739ns (77.712%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.961    96.484    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.286    96.770 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    96.770    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[5]_i_1__1_n_0
    SLICE_X64Y16         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X64Y16         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[5]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X64Y16         FDRE (Setup_fdre_C_D)        0.076    98.898    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.898    
                         arrival time                         -96.770    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.378ns  (logic 1.646ns (22.309%)  route 5.732ns (77.691%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.954    96.477    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.286    96.763 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000    96.763    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[4]_i_1__1_n_0
    SLICE_X64Y16         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X64Y16         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X64Y16         FDRE (Setup_fdre_C_D)        0.072    98.894    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -96.763    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.287ns  (logic 1.646ns (22.587%)  route 5.641ns (77.413%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.863    96.386    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.286    96.673 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000    96.673    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[0]_i_1__1_n_0
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[0]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.033    98.855    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -96.673    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.283ns  (logic 1.646ns (22.599%)  route 5.637ns (77.401%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 99.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X43Y70         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.348    89.733 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.645    90.378    PhaseHydrophones/u_FFTs/u_Trigger/HighThreshold[1]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.242    90.620 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.620    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_i_8_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.060 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.060    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.158 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           1.787    92.945    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.105    93.050 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.346    95.396    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.127    95.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1/O
                         net (fo=17, routed)          0.859    96.382    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[15]_i_2__1_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.286    96.669 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[9]_i_1__1/O
                         net (fo=1, routed)           0.000    96.669    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[9]_i_1__1_n_0
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.325    99.032    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X65Y15         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[9]/C
                         clock pessimism              0.264    99.296    
                         clock uncertainty           -0.474    98.822    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.032    98.854    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.854    
                         arrival time                         -96.669    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.384ns (38.372%)  route 0.617ns (61.628%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X47Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[13]/Q
                         net (fo=2, routed)           0.617     0.138    PhaseHydrophones/u_SNR_Check/u_Division/SNR_Threshold[7]
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_5_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.337 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.337    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.381 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.381    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.818    -0.862    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.474     0.167    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.100     0.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.164%)  route 0.838ns (81.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=4, routed)           0.838     0.359    Automatic_Gain_Control/enable
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  Automatic_Gain_Control/gain[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    Automatic_Gain_Control/gain[0]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.818    -0.862    Automatic_Gain_Control/clk
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.474     0.167    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.092     0.259    Automatic_Gain_Control/gain_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.762%)  route 0.861ns (82.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=4, routed)           0.861     0.382    Automatic_Gain_Control/enable
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.427 r  Automatic_Gain_Control/gain[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    Automatic_Gain_Control/gain[1]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.818    -0.862    Automatic_Gain_Control/clk
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.474     0.167    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.092     0.259    Automatic_Gain_Control/gain_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=4, routed)           0.863     0.384    Automatic_Gain_Control/enable
    SLICE_X45Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  Automatic_Gain_Control/gain[2]_i_1/O
                         net (fo=1, routed)           0.000     0.429    Automatic_Gain_Control/gain[2]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.818    -0.862    Automatic_Gain_Control/clk
    SLICE_X45Y72         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.474     0.167    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.092     0.259    Automatic_Gain_Control/gain_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.190ns (17.786%)  route 0.878ns (82.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         0.878     0.399    L[4]
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.049     0.448 r  frequency[5]_i_1/O
                         net (fo=1, routed)           0.000     0.448    frequency[5]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.822    -0.858    u_clk_10mhz
    SLICE_X40Y67         FDRE                                         r  frequency_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.107     0.278    frequency_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.477%)  route 0.878ns (82.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         0.878     0.399    L[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.444 r  frequency[26]_i_2/O
                         net (fo=1, routed)           0.000     0.444    frequency[26]_i_2_n_0
    SLICE_X40Y67         FDRE                                         r  frequency_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.822    -0.858    u_clk_10mhz
    SLICE_X40Y67         FDRE                                         r  frequency_reg[26]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092     0.263    frequency_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.189ns (15.871%)  route 1.002ns (84.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         1.002     0.523    L[4]
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.048     0.571 r  frequency[21]_i_1/O
                         net (fo=1, routed)           0.000     0.571    frequency[21]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  frequency_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.824    -0.857    u_clk_10mhz
    SLICE_X42Y66         FDRE                                         r  frequency_reg[21]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.131     0.303    frequency_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.189ns (16.200%)  route 0.978ns (83.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.555    -0.619    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X44Y68         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/Q
                         net (fo=132, routed)         0.978     0.500    L[5]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.048     0.548 r  frequency[9]_i_1/O
                         net (fo=1, routed)           0.000     0.548    frequency[9]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  frequency_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.822    -0.859    u_clk_10mhz
    SLICE_X43Y68         FDRE                                         r  frequency_reg[9]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.107     0.277    frequency_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.189ns (15.818%)  route 1.006ns (84.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         1.006     0.527    L[4]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.048     0.575 r  frequency[6]_i_1/O
                         net (fo=1, routed)           0.000     0.575    frequency[6]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.824    -0.857    u_clk_10mhz
    SLICE_X42Y66         FDRE                                         r  frequency_reg[6]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.131     0.303    frequency_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.658%)  route 1.002ns (84.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X45Y69         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         1.002     0.523    L[4]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.568 r  frequency[10]_i_1/O
                         net (fo=1, routed)           0.000     0.568    frequency[10]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  frequency_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.824    -0.857    u_clk_10mhz
    SLICE_X42Y66         FDRE                                         r  frequency_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120     0.292    frequency_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        5.276ns  (logic 1.183ns (22.423%)  route 4.093ns (77.577%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 98.968 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 79.448 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.405    79.448    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868    80.316 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.943    82.260    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.105    82.365 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.894    84.259    FIFO_BUFFERS/u_full_1
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.105    84.364 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.255    84.619    FIFO_BUFFERS/fifo_full
    SLICE_X13Y40         LUT6 (Prop_lut6_I1_O)        0.105    84.724 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    84.724    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.261    98.968    FIFO_BUFFERS/clk_read
    SLICE_X13Y40         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.232    
                         clock uncertainty           -0.474    98.758    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.032    98.790    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.790    
                         arrival time                         -84.724    
  -------------------------------------------------------------------
                         slack                                 14.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.401ns (39.949%)  route 0.603ns (60.051%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.600    -0.573    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.307 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           0.289    -0.018    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.045     0.027 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.206     0.233    FIFO_BUFFERS/u_full_3
    SLICE_X12Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.278 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.107     0.385    FIFO_BUFFERS/fifo_full
    SLICE_X13Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.430 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.835    -0.846    FIFO_BUFFERS/clk_read
    SLICE_X13Y40         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.092     0.275    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.302ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.843%)  route 0.525ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 99.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.421    -0.536    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X61Y61         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.348    -0.188 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.525     0.338    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X62Y61         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.314    99.022    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X62Y61         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.401    99.423    
                         clock uncertainty           -0.354    99.069    
    SLICE_X62Y61         FDPE (Recov_fdpe_C_PRE)     -0.429    98.640    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 98.302    

Slack (MET) :             98.368ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.696%)  route 0.436ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns = ( 99.024 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.424    -0.533    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X6Y28          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDPE (Prop_fdpe_C_Q)         0.398    -0.135 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.436     0.301    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X7Y28          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.317    99.024    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X7Y28          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.443    
                         clock uncertainty           -0.354    99.088    
    SLICE_X7Y28          FDPE (Recov_fdpe_C_PRE)     -0.419    98.669    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.669    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 98.368    

Slack (MET) :             98.416ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.954%)  route 0.409ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.439    -0.518    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X4Y1           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.348    -0.170 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.409     0.239    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y1           FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.330    99.037    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y1           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.401    99.439    
                         clock uncertainty           -0.354    99.084    
    SLICE_X3Y1           FDPE (Recov_fdpe_C_PRE)     -0.429    98.655    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.655    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                 98.416    

Slack (MET) :             98.460ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 99.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.422    -0.535    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X65Y63         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.348    -0.187 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.196    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X65Y62         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.314    99.022    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X65Y62         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.439    
                         clock uncertainty           -0.354    99.085    
    SLICE_X65Y62         FDPE (Recov_fdpe_C_PRE)     -0.429    98.656    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.656    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                 98.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.656%)  route 0.179ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.594    -0.580    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X4Y1           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.128    -0.452 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179    -0.273    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y1           FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.867    -0.814    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y1           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.273    -0.541    
    SLICE_X3Y1           FDPE (Remov_fdpe_C_PRE)     -0.149    -0.690    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.589    -0.585    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X65Y63         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.128    -0.457 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.283    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X65Y62         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.859    -0.821    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X65Y62         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.569    
    SLICE_X65Y62         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.718    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.583    -0.591    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X6Y28          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDPE (Prop_fdpe_C_Q)         0.148    -0.443 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.266    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X7Y28          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.852    -0.829    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X7Y28          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.251    -0.578    
    SLICE_X7Y28          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.726    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.114%)  route 0.226ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.590    -0.584    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X61Y61         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.128    -0.456 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.226    -0.229    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X62Y61         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.861    -0.819    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X62Y61         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.274    -0.546    
    SLICE_X62Y61         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.695    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.465    





