   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "xmc_i2s.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .section .text.XMC_USIC_CH_GetTransmitBufferStatus,"ax",%progbits
  18              	 .align 2
  19              	 .code 16
  20              	 .thumb_func
  22              	XMC_USIC_CH_GetTransmitBufferStatus:
  23              	.LFB72:
  24              	 .file 1 "C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2016-04-10
   4:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   *************************************************************************************************
   7:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.6 - XMC Peripheral Driver Library 
   8:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  77:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
  79:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
  80:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  81:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  82:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  83:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  84:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  85:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
  86:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  87:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
  88:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
  89:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  90:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  91:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
  92:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
  94:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  95:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
  96:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
  98:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
  99:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 100:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 101:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 102:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 103:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 104:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 105:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 106:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 107:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 108:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 109:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 110:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 111:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 112:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 113:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 114:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 115:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 116:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 117:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 119:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 122:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 123:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 124:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 126:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 127:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 128:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 129:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 130:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 131:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 132:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 133:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 134:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 135:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 136:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 137:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 138:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 139:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 140:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 141:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 142:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 143:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 144:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 145:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 146:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 147:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 148:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 149:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 150:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 151:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 152:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 154:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 155:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 158:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 159:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 160:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 162:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 163:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 164:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 165:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 166:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 167:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 168:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 169:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 170:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 171:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 172:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 173:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 174:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 175:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 176:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 177:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 178:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 179:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 180:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 181:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 182:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 183:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 184:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 185:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 186:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 187:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 188:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 189:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 190:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 191:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 192:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 193:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 194:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 195:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 196:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 197:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 198:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 199:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 200:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 201:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 202:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 203:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 204:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 205:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 206:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 207:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 208:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 209:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 210:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 211:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 212:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 213:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 214:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 215:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 216:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 217:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 218:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 219:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 220:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 221:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 222:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 223:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 224:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 225:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 226:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 227:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 228:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 229:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 230:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 231:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 232:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 233:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 234:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 235:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 236:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 237:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 238:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 239:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 240:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 241:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 242:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 243:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 244:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 245:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 246:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 247:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 248:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 249:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 250:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 251:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 252:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 253:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 254:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 255:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 256:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 257:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 258:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 259:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 260:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 261:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 262:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 263:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 264:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 265:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 266:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 267:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 268:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 269:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 270:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 271:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 272:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 273:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 274:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 275:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 276:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 277:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 278:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 279:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 280:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 281:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 282:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 283:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 284:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 285:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 286:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 287:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 288:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 289:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 290:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 291:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 292:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 293:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 294:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 295:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 296:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 297:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 298:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 299:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 300:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 301:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 302:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 303:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 304:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 305:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 306:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 307:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 308:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 309:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 310:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 311:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 312:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 313:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 314:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 315:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 316:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 317:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 318:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 319:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 320:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 321:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 322:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 323:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 324:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 325:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 326:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 327:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 328:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 329:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 330:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 331:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 332:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 333:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 334:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 335:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 336:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 337:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 338:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 339:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 340:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 341:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 342:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 343:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 344:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 345:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 346:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 347:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 348:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 349:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 350:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 351:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 352:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 353:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 354:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 355:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 356:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 357:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 358:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 359:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 360:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 361:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 362:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 363:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 364:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 365:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 366:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 367:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 368:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 369:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 370:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 371:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 372:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 373:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 374:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 375:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 376:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 377:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 378:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 379:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 380:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 381:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 382:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 383:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 384:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 385:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 386:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 387:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 388:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 389:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 390:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 391:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 392:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 393:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 394:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 395:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 396:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 397:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 398:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 399:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 400:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 401:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 402:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 403:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 404:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 405:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 406:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 407:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 408:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 409:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 410:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 411:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 412:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 413:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 414:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 415:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 416:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 417:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 418:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 419:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 420:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 421:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 422:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 423:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 424:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 425:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 426:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 427:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 428:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 429:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 430:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 431:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 432:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 433:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 434:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 435:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
 436:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 437:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 438:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 439:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 440:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 441:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 442:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 443:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 444:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 445:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 447:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 448:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 449:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 450:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 451:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 452:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 453:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 454:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 455:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 456:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 457:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 458:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 460:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 461:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 462:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 463:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 464:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 465:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 466:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 467:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 468:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 469:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 470:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 471:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 472:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 473:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 474:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 475:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 476:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 477:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 478:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 479:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 480:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 481:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 482:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 483:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 484:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 485:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   };
 486:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 487:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 488:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 489:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 490:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 491:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 492:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 493:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 494:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 495:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   };
 496:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 497:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 498:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 499:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 500:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 501:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 502:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 503:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 504:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 505:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 506:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 507:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 508:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 509:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 510:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 511:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 512:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 513:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 514:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 515:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 516:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 517:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 518:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 519:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 520:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 521:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 522:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 523:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 524:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 525:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 526:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 527:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 528:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 529:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 530:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 531:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 532:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 533:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 534:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 536:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 537:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 538:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 539:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 540:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 541:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 542:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 543:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 544:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 545:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 546:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 547:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 548:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 549:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 551:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 555:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 557:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 560:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 566:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 567:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 568:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 569:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 570:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 571:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 572:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 573:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 574:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 575:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 576:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 577:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 578:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 579:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 580:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 581:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 582:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 583:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 584:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 585:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 586:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 587:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 588:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 589:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 590:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 591:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 592:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 593:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 594:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 595:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 596:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 597:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 598:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 599:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 600:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 601:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 602:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 603:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 604:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 605:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 606:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 607:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 608:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 609:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 610:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 611:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 612:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 613:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 614:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 615:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 616:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 617:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 619:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 620:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 621:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 622:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 624:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 625:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 626:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 627:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 628:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 629:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 630:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 631:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 632:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 633:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 634:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 635:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 636:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 637:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 638:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 639:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 640:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 641:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 642:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 643:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 644:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 645:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 646:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 647:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 648:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 649:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 650:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 651:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 652:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 653:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 654:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 655:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 657:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 658:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 659:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 660:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 661:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 662:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 663:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 664:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 665:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 666:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 667:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 668:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 669:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 670:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 674:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 675:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 676:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 677:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 678:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 679:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 680:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 681:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 682:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 683:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 684:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 685:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 686:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 687:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 688:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 689:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 690:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 691:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 692:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 693:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 694:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 695:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 696:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 697:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 698:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 699:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 700:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 701:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 703:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 704:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 705:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 706:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 707:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 708:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 709:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 710:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 711:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 712:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 714:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 715:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 716:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 717:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 718:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 719:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 720:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 722:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 723:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 724:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 725:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 726:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 727:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 728:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 729:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 730:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 731:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 732:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 733:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 734:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 735:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 736:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 737:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 738:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 739:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 740:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 741:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 742:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 744:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 745:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 746:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 747:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 748:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 749:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 750:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 751:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 752:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 753:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 754:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 755:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 756:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 757:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 758:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 759:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 760:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 761:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 762:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 763:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 764:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 765:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 766:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 767:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 768:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 769:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 770:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 771:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 772:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 773:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 774:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 775:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 776:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 777:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 778:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 780:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 781:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 782:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 783:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 784:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 785:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 786:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 787:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 788:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 789:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 790:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 791:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 792:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 793:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 794:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 795:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 796:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 797:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 798:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 799:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 800:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 801:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 802:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 803:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 804:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 805:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 806:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 807:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 808:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 809:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 810:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 811:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 812:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 816:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 817:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 818:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 819:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 820:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 821:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 822:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 823:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 824:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 825:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 834:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 835:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 838:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 840:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 842:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 852:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 853:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 854:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 856:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 857:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 858:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 859:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 860:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 861:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 862:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 863:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 864:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 865:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 866:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 867:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 868:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 869:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 870:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 871:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 872:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 875:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 877:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 879:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 886:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 887:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 889:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 890:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 893:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 895:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 896:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 897:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 898:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 899:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 900:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 901:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 902:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 903:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 904:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 905:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 906:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 907:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 908:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 909:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 910:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 911:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 912:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 913:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 914:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 915:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 916:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 917:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 918:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 919:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 920:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 921:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 922:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 923:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 924:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 925:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 926:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 927:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 928:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 929:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 930:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 931:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 932:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 933:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 934:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 935:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 936:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 937:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 939:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 940:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 941:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 942:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 943:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 944:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 945:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 946:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 950:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 951:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 953:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 954:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 955:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 956:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 957:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 958:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 959:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 960:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 961:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 962:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 963:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 964:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 965:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 966:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 967:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 968:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 969:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 970:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 971:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 972:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 973:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 974:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 975:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 976:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 977:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 978:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 979:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 980:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
 981:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 982:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
 983:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
 984:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
 985:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 986:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 987:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 988:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
 989:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
 990:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 991:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 993:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
 994:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 995:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
 996:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 997:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
 998:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
 999:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1000:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1001:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1002:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1003:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1004:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1005:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1006:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1007:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1008:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1009:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1010:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1011:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1012:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1013:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1014:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1015:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1016:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1017:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1018:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1019:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1020:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1021:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1022:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1023:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1024:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1025:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1026:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1027:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1028:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1029:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1030:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1031:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1032:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1033:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1034:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1035:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1036:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1037:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1038:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1039:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1040:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1041:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1042:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1043:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1044:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1045:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1046:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1047:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1048:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1049:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1050:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1051:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1052:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1053:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1054:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1055:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1056:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1057:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1058:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1059:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1060:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1061:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1062:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1064:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1065:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
1066:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1067:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1068:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1069:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1070:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1071:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1072:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1073:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1074:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1075:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1076:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1077:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1078:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1079:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1080:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1081:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1082:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1083:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1084:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1085:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1086:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1087:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1088:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1089:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1090:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1091:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1092:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          const uint32_t service_request);
1093:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1098:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1099:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1100:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1101:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1102:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1103:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1104:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1105:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1106:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1107:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1108:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1109:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1110:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1111:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
  25              	 .loc 1 1111 0
  26              	 .cfi_startproc
  27 0000 80B5     	 push {r7,lr}
  28              	.LCFI0:
  29              	 .cfi_def_cfa_offset 8
  30              	 .cfi_offset 7,-8
  31              	 .cfi_offset 14,-4
  32 0002 82B0     	 sub sp,sp,#8
  33              	.LCFI1:
  34              	 .cfi_def_cfa_offset 16
  35 0004 00AF     	 add r7,sp,#0
  36              	.LCFI2:
  37              	 .cfi_def_cfa_register 7
  38 0006 7860     	 str r0,[r7,#4]
1112:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
  39              	 .loc 1 1112 0
  40 0008 7B68     	 ldr r3,[r7,#4]
  41 000a 9B6B     	 ldr r3,[r3,#56]
  42 000c DBB2     	 uxtb r3,r3
  43 000e 7F22     	 mov r2,#127
  44 0010 9343     	 bic r3,r2
  45 0012 DBB2     	 uxtb r3,r3
1113:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
  46              	 .loc 1 1113 0
  47 0014 181C     	 mov r0,r3
  48 0016 BD46     	 mov sp,r7
  49 0018 02B0     	 add sp,sp,#8
  50              	 
  51 001a 80BD     	 pop {r7,pc}
  52              	 .cfi_endproc
  53              	.LFE72:
  55              	 .section .text.XMC_USIC_CH_SetMode,"ax",%progbits
  56              	 .align 2
  57              	 .code 16
  58              	 .thumb_func
  60              	XMC_USIC_CH_SetMode:
  61              	.LFB107:
1114:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1115:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1116:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1117:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1118:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1119:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1120:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1121:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1122:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1123:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1124:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1125:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1126:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1127:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte. 
1128:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1129:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1130:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1131:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1132:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1133:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1134:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1135:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1136:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1137:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1138:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1139:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1140:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1141:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1142:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1143:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1144:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1145:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1146:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1147:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *                              
1148:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1149:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1150:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1151:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1152:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1153:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1154:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1155:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1156:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1157:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1158:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                          const XMC_USIC_CH_START_TRANSMISION_MODE_t
1159:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1160:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1161:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1162:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1163:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1164:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1165:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1166:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1167:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1168:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1169:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1170:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1171:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1172:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1173:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1174:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1175:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1176:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1177:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1178:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1179:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output
1180:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1181:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1182:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1183:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1184:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1185:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1186:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1187:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1188:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1189:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1190:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1191:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the 
1192:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1193:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1194:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1195:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1196:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1197:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1198:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1199:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1200:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1201:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1202:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_SELMD_Msk |
1203:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_WAMD_Msk |
1204:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_HPCMD_Msk))) |
1205:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                          (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1206:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1207:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1208:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1209:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1210:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1211:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1212:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1213:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1214:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1215:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1216:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1217:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1218:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1219:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1220:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1221:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1222:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1223:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1224:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1225:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1226:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1227:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1228:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1229:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1230:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1231:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1232:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1233:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1234:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1235:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1236:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1237:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1238:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1239:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1240:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1241:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1242:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1243:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1244:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1245:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1246:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1247:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1248:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1250:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1251:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1252:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1253:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1254:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1255:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1256:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1257:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1258:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1259:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1260:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1261:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1262:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1263:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1264:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1265:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1266:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1267:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1268:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1269:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1270:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be 
1271:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled. 
1272:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1273:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1274:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1275:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1276:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1277:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1278:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1279:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1280:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1281:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1282:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1283:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1284:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1285:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1286:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1290:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1291:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1292:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1293:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1294:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1295:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                 const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buf
1296:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1297:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1298:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1299:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1300:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1301:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1302:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1303:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1304:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1305:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1306:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1309:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the 
1310:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1311:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1312:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1313:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1314:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1315:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1316:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                      const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive
1317:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1318:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1319:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1320:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1321:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1323:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1324:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1327:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1328:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1329:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1330:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1331:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1332:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1333:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1334:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1335:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1336:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1337:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1338:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1339:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1340:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1341:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1342:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1344:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1345:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1346:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1347:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1348:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1349:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1350:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1351:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1352:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1353:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1354:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1355:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1356:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1357:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1358:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1359:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1360:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1361:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the 
1362:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1363:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1364:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1365:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1366:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1367:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1368:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1369:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1370:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1372:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1373:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1374:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1375:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1376:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1380:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1381:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1382:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1383:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1384:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1385:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1386:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1387:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1388:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1389:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1390:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1391:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1392:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1393:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1394:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1395:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1396:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1397:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1398:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1399:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1400:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1401:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1402:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1403:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1404:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1405:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent(). 
1406:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1407:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1408:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1409:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1410:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1411:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1412:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1413:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1414:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1415:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1416:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1417:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1418:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1419:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1420:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1421:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1422:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1423:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1424:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1425:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1426:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1428:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1429:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1430:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1431:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1432:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1433:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1434:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1435:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1436:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1437:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1438:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1439:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1440:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1441:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1442:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t i
1443:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1444:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1445:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1446:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1447:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1448:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1449:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1450:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1451:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1452:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1453:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1454:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1455:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1456:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1457:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1458:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1459:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1460:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1461:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1462:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1463:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1464:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1465:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1466:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1467:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1468:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1469:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1470:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1471:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1472:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1473:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1474:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1475:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1476:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1477:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1478:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1479:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1480:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1481:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1482:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1483:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1484:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1485:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1486:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1487:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1488:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1489:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1490:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1491:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1492:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1493:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1494:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1495:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1496:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1497:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1498:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1499:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1500:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1501:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1502:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1503:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1504:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1505:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1506:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1507:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1508:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1509:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1510:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1511:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1512:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1513:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1514:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1515:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1516:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1517:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1518:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1519:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1520:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1521:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1522:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1524:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1526:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1527:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
1528:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1529:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1534:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1535:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1536:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1537:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1538:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1539:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1540:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1541:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1542:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1543:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1544:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1545:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1547:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1553:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1554:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1557:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1558:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO, 
1559:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1560:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1561:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1562:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1563:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1564:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1565:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1566:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1567:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1568:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1569:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1570:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1571:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1572:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n 
1573:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1574:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1575:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1576:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1577:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1578:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1579:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1580:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1581:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1582:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1583:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1584:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1586:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1587:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1588:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1589:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1590:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1591:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1592:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1593:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1594:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1595:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1596:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1597:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1598:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1599:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1600:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1601:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1602:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1603:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1604:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1605:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1606:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1607:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1608:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_TBERI_Msk));
1609:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1610:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1611:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1612:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1613:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1614:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1615:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1616:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1617:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1618:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1619:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1620:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1621:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1622:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1623:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1624:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1625:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1627:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1628:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1629:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1630:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1631:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1632:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1633:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1634:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1635:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1636:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1637:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1638:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1639:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1640:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1641:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1642:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1643:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1644:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1645:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1646:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1647:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1648:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1649:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1650:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1651:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1652:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1653:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1654:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1655:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1656:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** */
1657:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1658:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1659:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1660:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1661:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1666:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1667:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1668:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1669:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1670:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1671:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1672:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1673:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the 
1674:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1675:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1676:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1677:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1678:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1679:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1680:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1681:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1682:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1683:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1684:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1685:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1686:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1687:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1688:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1689:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1690:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1691:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
1692:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1693:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
1694:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1695:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1696:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1697:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1698:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1699:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1700:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1701:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1702:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1703:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
1704:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1705:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1706:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1710:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
1711:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
1712:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
1713:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1714:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1715:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1716:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
1717:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1718:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent(). 
1719:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
1720:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1721:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1722:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1723:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1724:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1725:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1726:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1727:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
1728:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1729:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1730:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1731:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1732:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1733:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
1734:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1735:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1736:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
1737:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
1738:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1739:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1740:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1741:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
1742:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1743:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1744:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1745:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
1746:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1747:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1748:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1749:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1750:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1751:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1752:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1753:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1754:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1755:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t i
1756:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1757:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1758:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1759:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1760:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1761:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
1762:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
1763:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1764:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1765:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
1766:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
1767:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
1768:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
1769:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
1770:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
1773:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1774:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
1775:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1776:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
1777:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1778:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1779:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1780:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1781:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1782:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1783:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1784:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1785:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
1786:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
1787:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1788:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1789:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
1790:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1791:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
1792:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1793:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
1794:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1795:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1796:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1797:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1798:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1799:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
1800:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
1801:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1802:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1803:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
1804:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
1805:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
1806:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1807:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1808:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
1809:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1810:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1811:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1812:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
1813:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1814:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1815:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1816:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1817:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1818:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
1819:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
1820:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1821:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1822:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
1823:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
1824:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
1825:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
1826:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1827:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1828:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1829:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1830:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1831:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1832:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
1833:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1834:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1835:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1836:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1837:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1838:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
1839:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
1840:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1841:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1842:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
1843:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
1844:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the 
1845:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
1846:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1847:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1848:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1849:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1850:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1851:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1852:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
1853:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1854:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1855:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1856:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1857:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1858:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
1859:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1860:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1861:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1862:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1863:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
1864:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
1865:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
1866:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
1867:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1868:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1869:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1870:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1872:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
1873:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1874:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1875:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1876:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
1877:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_RBERI_Msk |
1878:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_ARBI_Msk));
1879:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1880:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1881:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1882:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1883:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1884:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
1885:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1886:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1887:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1888:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1889:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1890:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
1891:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1892:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1893:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
1894:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1895:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1896:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1897:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1898:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
1899:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1900:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1901:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1902:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1903:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1904:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1905:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1906:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1907:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1908:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1909:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1910:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1911:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1912:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
1913:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
1914:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1915:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1916:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
1917:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1918:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
1919:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1920:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
1921:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1922:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1923:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1924:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1925:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1926:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1927:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1928:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1929:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
1930:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
1931:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1932:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1933:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
1934:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1935:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
1936:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1937:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
1938:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1939:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1940:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1941:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1942:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1943:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
1944:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
1945:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1946:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1947:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1948:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
1949:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1950:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
1951:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSI
1952:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1953:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
1954:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1955:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1956:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1957:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1958:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
1959:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
1960:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
1961:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
1962:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
1963:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
1964:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
1965:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
1966:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1967:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1968:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1969:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
1970:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
1971:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
1972:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
1973:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
1974:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
1975:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1976:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
1977:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
1978:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIV
1979:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
1980:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
1981:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
1982:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
1983:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
1984:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
1985:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
1986:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** 
1987:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** /**
1988:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1989:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1990:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
1991:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
1992:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
1993:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
1994:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1995:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
1996:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1997:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
1998:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
1999:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2000:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  *
2001:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2002:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2003:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****  */
2004:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2005:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** {
  62              	 .loc 1 2005 0
  63              	 .cfi_startproc
  64 0000 80B5     	 push {r7,lr}
  65              	.LCFI3:
  66              	 .cfi_def_cfa_offset 8
  67              	 .cfi_offset 7,-8
  68              	 .cfi_offset 14,-4
  69 0002 82B0     	 sub sp,sp,#8
  70              	.LCFI4:
  71              	 .cfi_def_cfa_offset 16
  72 0004 00AF     	 add r7,sp,#0
  73              	.LCFI5:
  74              	 .cfi_def_cfa_register 7
  75 0006 7860     	 str r0,[r7,#4]
  76 0008 0A1C     	 mov r2,r1
  77 000a FB1C     	 add r3,r7,#3
  78 000c 1A70     	 strb r2,[r3]
2006:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
  79              	 .loc 1 2006 0
  80 000e 7B68     	 ldr r3,[r7,#4]
  81 0010 1B6C     	 ldr r3,[r3,#64]
  82 0012 0F22     	 mov r2,#15
  83 0014 9343     	 bic r3,r2
  84 0016 1A1C     	 mov r2,r3
  85 0018 FB1C     	 add r3,r7,#3
  86 001a 1B78     	 ldrb r3,[r3]
  87 001c 1A43     	 orr r2,r3
  88 001e 7B68     	 ldr r3,[r7,#4]
  89 0020 1A64     	 str r2,[r3,#64]
2007:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_usic.h **** }
  90              	 .loc 1 2007 0
  91 0022 BD46     	 mov sp,r7
  92 0024 02B0     	 add sp,sp,#8
  93              	 
  94 0026 80BD     	 pop {r7,pc}
  95              	 .cfi_endproc
  96              	.LFE107:
  98              	 .section .text.XMC_I2S_CH_ClearStatusFlag,"ax",%progbits
  99              	 .align 2
 100              	 .code 16
 101              	 .thumb_func
 103              	XMC_I2S_CH_ClearStatusFlag:
 104              	.LFB113:
 105              	 .file 2 "C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc/xmc_i2s.h"
   1:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
   2:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @file xmc_i2s.h
   3:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @date 2015-09-14
   4:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
   5:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @cond
   6:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
   7:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMClib v2.1.6 - XMC Peripheral Driver Library 
   8:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
   9:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * All rights reserved.
  11:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  12:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * following conditions are met:
  14:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  15:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * disclaimer.
  17:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  18:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  21:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * products derived from this software without specific prior written permission.
  23:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  24:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  32:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Infineon Technologies AG dave@infineon.com).
  34:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
  35:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  36:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Change History
  37:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * --------------
  38:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  39:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-08-21:
  40:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Initial <br>
  41:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  42:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-08-24:
  43:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_I2S_CH_DisableDelayCompensation()
  44:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *       XMC_I2S_CH_EnableDelayCompensation() <br>
  45:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  46:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-09-01:
  47:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  48:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_EVENT_t enum for supporting XMC_I2S_CH_EnableEvent() and XMC_I2S_CH_Di
  49:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *       for supporting multiple events configuration <br>
  50:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  51:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-09-14:
  52:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_SetSystemWordLength for supporting up to 63 system word length<br>
  53:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  54:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @endcond
  55:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  56:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  57:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  58:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #ifndef XMC_I2S_H_
  59:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S_H_
  60:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  61:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**************************************************************************************************
  62:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * HEADER FILES
  63:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
  64:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #include "xmc_usic.h"
  65:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  66:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
  67:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @addtogroup XMClib XMC Peripheral Library
  68:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @{
  69:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  70:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  71:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
  72:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @addtogroup I2S
  73:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief (IIS) driver for the XMC microcontroller family.
  74:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  75:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * USIC IIS Features: <br>
  76:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @{
  77:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  78:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  79:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
  80:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * MACROS
  81:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
  82:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  83:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC0)
  84:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S0_CH0 XMC_USIC0_CH0                   /**< USIC0 channel 0 base address */
  85:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S0_CH1 XMC_USIC0_CH1                   /**< USIC0 channel 1 base address */
  86:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
  87:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  88:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC1)
  89:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S1_CH0 XMC_USIC1_CH0                   /**< USIC1 channel 0 base address */
  90:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S1_CH1 XMC_USIC1_CH1                   /**< USIC1 channel 1 base address */
  91:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
  92:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
  93:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC2)
  94:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S2_CH0 XMC_USIC2_CH0                   /**< USIC2 channel 0 base address */
  95:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S2_CH1 XMC_USIC2_CH1                   /**< USIC2 channel 1 base address */
  96:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
  97:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
  98:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * ENUMS
  99:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 100:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 101:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 102:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S Status
 103:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 104:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_STATUS
 105:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 106:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_OK,      /**< Status OK */
 107:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_ERROR,   /**< Status ERROR */
 108:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_BUSY     /**< Status BUSY */
 109:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_STATUS_t;
 110:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 111:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 112:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S status flag
 113:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 114:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_STATUS_FLAG
 115:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 116:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WORD_ADDRESS = USIC_CH_PSR_IISMode_WA_Msk,                     /**< Word A
 117:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_IISMode_DX2S_Msk,                           /**< Status
 118:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_IISMode_DX2TEV_Msk,          /**< Status
 119:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_FALLING_EDGE_EVENT = USIC_CH_PSR_IISMode_WAFE_Msk,          /**< Fallin
 120:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                              signal
 121:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_RISING_EDGE_EVENT = USIC_CH_PSR_IISMode_WARE_Msk,           /**< Rising
 122:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                              signal
 123:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_GENERATION_END = USIC_CH_PSR_IISMode_END_Msk,               /**< The WA
 124:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_IISMode_RSIF_Msk,      /**< Receiv
 125:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_IISMode_DLIF_Msk,           /**< Data l
 126:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_IISMode_TSIF_Msk,      /**< Transm
 127:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_IISMode_TBIF_Msk,     /**< Transm
 128:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_RIF_Msk,              /**< Receiv
 129:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_AIF_Msk,  /**< Altern
 130:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_IISMode_BRGIF_Msk /**< Baud r
 131:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_STATUS_FLAG_t;
 132:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 133:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 134:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *  @brief I2S Baudrate Generator shift clock output
 135:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** */
 136:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT
 137:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 138:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK, /**< Baudrate G
 139:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 140:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 141:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 142:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 143:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *  @brief I2S channel interrupt node pointers
 144:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 145:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_INTERRUPT_NODE_POINTER
 146:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 147:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT    = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT
 148:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT
 149:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_RECEIVE           = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
 150:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNAT
 151:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_PROTOCOL          = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL
 152:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_INTERRUPT_NODE_POINTER_t;
 153:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 154:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 155:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S events
 156:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 157:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_EVENT
 158:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 159:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 160:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 161:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 162:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 163:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 164:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 165:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 166:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 167:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_FALLING_EDGE     = USIC_CH_PCR_IISMode_WAFEIEN_Msk << 2U,  /**< WA falling ed
 168:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_RISING_EDGE      = USIC_CH_PCR_IISMode_WAREIEN_Msk << 2U,  /**< WA rising edg
 169:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_GENERATION_END   = USIC_CH_PCR_IISMode_ENDIEN_Msk << 2U,   /**< END event */
 170:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_DX2TIEN_ACTIVATED   = USIC_CH_PCR_IISMode_DX2TIEN_Msk << 2U   /**< WA input sign
 171:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_EVENT_t;
 172:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 173:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 174:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the Polarity of the WA in the SELO output lines in relation to the internal WA si
 175:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 176:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_WA_POLARITY
 177:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 178:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_DIRECT = 0x0UL,                                    /**< The SELO outputs h
 179:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                   as the WA signal 
 180:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_INVERTED = 0x1UL << USIC_CH_PCR_IISMode_SELINV_Pos /**< The SELO outputs h
 181:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                  polarity to the WA
 182:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_WA_POLARITY_t;
 183:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 184:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 185:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the Polarity of the WA in the SELO output lines in relation to the internal WA si
 186:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 187:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_CHANNEL
 188:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 189:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_CHANNEL_1_LEFT = 0U,  /**< Channel 1 (left) */
 190:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_CHANNEL_2_RIGHT = 1U  /**< Channel 2 (right) */
 191:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_CHANNEL_t;
 192:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 193:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 194:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S input stage selection
 195:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 196:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_INPUT
 197:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 198:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */
 199:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 200:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_SLAVE_WA = 2UL,     /**< WA input stage */
 201:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #if UC_FAMILY == XMC1
 202:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 203:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 204:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 205:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
 206:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_INPUT_t;
 207:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 208:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 209:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the I2S bus mode
 210:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 211:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_BUS_MODE
 212:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 213:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_MASTER, /**< I2S Master */
 214:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_SLAVE   /**< I2S Slave */
 215:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_BUS_MODE_t;
 216:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 217:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
 218:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * DATA STRUCTURES
 219:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 220:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 221:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S_CH configuration structure
 222:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 223:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** typedef struct XMC_I2S_CH_CONFIG
 224:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 225:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   uint32_t baudrate;					   /**< Module baud rate for communication */
 226:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t data_bits;                       /**< Number of bits for the data field. Value configured
 227:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                   \b Range: minimum= 1, maximum= 16*/
 228:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t frame_length;                    /**< Indicates number of bits in a frame. Configured as 
 229:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****                                                   \b Range: minimum= 1, maximum= 63*/
 230:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t data_delayed_sclk_periods;       /**< Data delay defined in sclk periods*/
 231:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_t wa_inversion;   /**< Enable inversion of Slave select signal relative to
 232:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_t	bus_mode;          /**< Bus mode MASTER/SLAVE */
 233:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_CONFIG_t;
 234:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 235:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
 236:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * API PROTOTYPES
 237:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 238:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 239:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #ifdef __cplusplus
 240:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** extern "C" {
 241:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
 242:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CONFIG_t *const config);
 243:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 244:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 245:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 246:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 247:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 248:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 249:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 250:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the selected USIC channel to operate in I2S mode, by setting CCR.MODE bits.\n\n
 251:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * It should be executed after XMC_I2S_CH_Init() during initialization. By invoking XMC_I2S_CH_Stop
 252:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * to IDLE state. Call XMC_I2S_CH_Start() to set the I2S mode again, as needed later in the program
 253:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 254:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 255:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Init(), XMC_I2S_CH_Stop()
 256:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 257:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_Start(XMC_USIC_CH_t *const channel)
 258:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 259:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   /* USIC channel in I2S mode */
 260:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2S);
 261:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 262:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 263:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 264:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 265:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 266:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return XMC_I2S_CH_STATUS_t Status of the I2S driver after the request for stopping is processed
 267:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 268:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 269:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 270:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 271:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the selected I2S channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 272:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * After calling XMC_I2S_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_I2S_C
 273:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * invoked to start the communication again.
 274:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 275:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 276:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Start()
 277:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 278:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_Stop(XMC_USIC_CH_t *const channel);
 279:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 280:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 281:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 282:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param rate Bus speed in bits per second
 283:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 284:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return XMC_I2S_CH_STATUS_t Status of the I2S driver after the request for setting baudrate is p
 285:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_OK- If the baudrate is successfully changed. \n
 286:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_ERROR- If the new baudrate value is out of range.
 287:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 288:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 289:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Sets the bus speed in bits per second
 290:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 291:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 292:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Init(), XMC_I2S_CH_Stop()
 293:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 294:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 295:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 296:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 297:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 298:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param sclk_cycles_system_word_length system word length in terms of sclk clock cycles.
 299:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 300:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 301:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 302:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 303:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Configures the system word length by setting BRG.DCTQ bit field.\n\n
 304:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * This value has to be always higher than 1U and lower than the data with (SCTR.FLE)
 305:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 306:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 307:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_SetSystemWordLength(XMC_USIC_CH_t *const channel,uint32_t sclk_cycles_system_word_l
 308:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 309:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 310:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 311:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param data Data to be transmitted
 312:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel_number Communication output channel of the I2S, based on this channel selection T
 313:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *             Refer @ref XMC_I2S_CH_CHANNEL_t for valid values.
 314:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 315:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 316:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 317:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 318:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 319:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * TCI(Transmit Control Information) allows dynamic control of output channel during data transfers
 320:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * update, TCSR.WAMD(Automatic WA mode) will be enabled during the initialization using XMC_I2S_CH_
 321:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 322:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 323:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 324:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive()
 325:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 326:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_I2S_CH_CHANNE
 327:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 328:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 329:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 330:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel_number Communication output channel of the I2S, based on this mode TCI(Transmit c
 331:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *             Refer @ref XMC_I2S_CH_CHANNEL_t for valid values.
 332:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 333:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 334:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 335:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 336:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 337:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 338:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData() can be invoked to read the data from the buffers.
 339:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 340:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 341:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData()
 342:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 343:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CHANNEL_t ch
 344:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 345:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   /* Transmit dummy data */
 346:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_Transmit(channel, (uint16_t)0xffffU , channel_number);
 347:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 348:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 349:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 350:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 351:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 352:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return uint16_t Data read from the receive buffer.
 353:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 354:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 355:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 356:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Invocation of XMC_I2S_CH_Receive() receives the data and place it into receive buffer. After rec
 357:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData() can be used to read the data from the buffer.
 358:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 359:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 360:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive()
 361:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 362:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** uint16_t XMC_I2S_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 363:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 364:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 365:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 367:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 368:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 369:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 370:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 371:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * This is typically based on the slave settings. Invoke XMC_I2S_CH_SetBitOrderLsbFirst() to set di
 372:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * the program.
 373:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 374:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_SetBitOrderMsbFirst()
 376:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 377:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 378:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 379:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 380:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 381:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 382:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 383:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 384:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 385:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 386:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 387:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 388:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 389:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * This is typically based on the slave settings. This is not set during XMC_I2S_CH_Init().
 390:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Invoke XMC_I2S_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 391:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 392:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 393:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_SetBitOrderLsbFirst()
 394:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 395:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 396:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 397:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 398:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 399:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 400:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 401:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param event Protocol events which have to be enabled.
 403:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 404:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 405:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 406:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 407:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 408:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 409:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Enables the I2S protocol specific events, by configuring PCR register.\n\n
 410:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Events can be enabled as needed using XMC_I2S_CH_EnableEvent().
 411:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_DisableEvent() can be used to disable the events.
 412:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 413:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 414:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_DisableEvent()
 415:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 416:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 417:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 418:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 419:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 420:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param event Protocol events which have to be disabled.
 421:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 422:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 423:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 424:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 425:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 426:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 427:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Disables the I2S protocol specific events, by configuring PCR register.\n\n
 428:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * After disabling the events, XMC_I2S_CH_EnableEvent() has to be invoked to re-enable the events.
 429:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 430:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 431:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_EnableEvent()
 432:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 433:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 434:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 435:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 436:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 437:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 438:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return uint32_t Status of I2S protocol events.
 439:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 440:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 441:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Returns the status of the events, by reading PSR register.\n\n
 442:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * This indicates the status of the all the events, for I2S communication.
 443:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 444:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 445:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_ClearStatusFlag()
 446:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 447:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE uint32_t XMC_I2S_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 448:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 449:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   return channel->PSR_IISMode;
 450:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 451:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** 
 452:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 453:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 454:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 455:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 456:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 457:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 458:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 459:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 460:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * Clears the events specified, by setting PSCR register.\n\n
 461:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 462:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 463:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 464:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 465:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 466:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetStatusFlag()
 467:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 468:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 469:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** {
 106              	 .loc 2 469 0
 107              	 .cfi_startproc
 108 0000 80B5     	 push {r7,lr}
 109              	.LCFI6:
 110              	 .cfi_def_cfa_offset 8
 111              	 .cfi_offset 7,-8
 112              	 .cfi_offset 14,-4
 113 0002 82B0     	 sub sp,sp,#8
 114              	.LCFI7:
 115              	 .cfi_def_cfa_offset 16
 116 0004 00AF     	 add r7,sp,#0
 117              	.LCFI8:
 118              	 .cfi_def_cfa_register 7
 119 0006 7860     	 str r0,[r7,#4]
 120 0008 3960     	 str r1,[r7]
 470:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->PSCR |= flag;
 121              	 .loc 2 470 0
 122 000a 7B68     	 ldr r3,[r7,#4]
 123 000c DA6C     	 ldr r2,[r3,#76]
 124 000e 3B68     	 ldr r3,[r7]
 125 0010 1A43     	 orr r2,r3
 126 0012 7B68     	 ldr r3,[r7,#4]
 127 0014 DA64     	 str r2,[r3,#76]
 471:C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/XMCLib/inc\xmc_i2s.h **** }
 128              	 .loc 2 471 0
 129 0016 BD46     	 mov sp,r7
 130 0018 02B0     	 add sp,sp,#8
 131              	 
 132 001a 80BD     	 pop {r7,pc}
 133              	 .cfi_endproc
 134              	.LFE113:
 136              	 .section .text.XMC_I2S_CH_Init,"ax",%progbits
 137              	 .align 2
 138              	 .global XMC_I2S_CH_Init
 139              	 .code 16
 140              	 .thumb_func
 142              	XMC_I2S_CH_Init:
 143              	.LFB128:
 144              	 .file 3 "../Libraries/XMCLib/src/xmc_i2s.c"
   1:../Libraries/XMCLib/src/xmc_i2s.c **** /**
   2:../Libraries/XMCLib/src/xmc_i2s.c ****  * @file xmc_i2s.c
   3:../Libraries/XMCLib/src/xmc_i2s.c ****  * @date 2015-11-04
   4:../Libraries/XMCLib/src/xmc_i2s.c ****  *
   5:../Libraries/XMCLib/src/xmc_i2s.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
   7:../Libraries/XMCLib/src/xmc_i2s.c ****  * XMClib v2.1.6 - XMC Peripheral Driver Library 
   8:../Libraries/XMCLib/src/xmc_i2s.c ****  *
   9:../Libraries/XMCLib/src/xmc_i2s.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_i2s.c ****  * All rights reserved.
  11:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  12:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc_i2s.c ****  * following conditions are met:
  14:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  15:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc_i2s.c ****  * disclaimer.
  17:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  18:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc_i2s.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  21:../Libraries/XMCLib/src/xmc_i2s.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc_i2s.c ****  * products derived from this software without specific prior written permission.
  23:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  24:../Libraries/XMCLib/src/xmc_i2s.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc_i2s.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc_i2s.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc_i2s.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc_i2s.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc_i2s.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc_i2s.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  32:../Libraries/XMCLib/src/xmc_i2s.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Libraries/XMCLib/src/xmc_i2s.c ****  * Infineon Technologies AG dave@infineon.com).
  34:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  35:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  36:../Libraries/XMCLib/src/xmc_i2s.c ****  * Change History
  37:../Libraries/XMCLib/src/xmc_i2s.c ****  * --------------
  38:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  39:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-08-21:
  40:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Initial <br>
  41:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  42:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-01:
  43:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_EnableEvent() and XMC_I2S_CH_DisableEvent() for supporting multiple ev
  44:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  45:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-14:
  46:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_SetSystemWordLength for supporting up to 63 system word length.
  47:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Removed parity configuration<br>
  48:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  49:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-28:
  50:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Fixed bugs in the XMC_I2S_CH_Init() and in the ASSERTs <br>
  51:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  52:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-11-04: 
  53:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified the check of XMC_USIC_CH_GetTransmitBufferStatus() in the XMC_I2S_CH_Transmit() A
  54:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  55:../Libraries/XMCLib/src/xmc_i2s.c ****  * @endcond
  56:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  57:../Libraries/XMCLib/src/xmc_i2s.c ****  */
  58:../Libraries/XMCLib/src/xmc_i2s.c **** /**
  59:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  60:../Libraries/XMCLib/src/xmc_i2s.c ****  * @brief I2S driver for XMC microcontroller family
  61:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  62:../Libraries/XMCLib/src/xmc_i2s.c ****  */
  63:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  64:../Libraries/XMCLib/src/xmc_i2s.c ****  * HEADER FILES
  65:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  66:../Libraries/XMCLib/src/xmc_i2s.c **** 
  67:../Libraries/XMCLib/src/xmc_i2s.c **** #include <xmc_scu.h>
  68:../Libraries/XMCLib/src/xmc_i2s.c **** #include <xmc_i2s.h>
  69:../Libraries/XMCLib/src/xmc_i2s.c **** 
  70:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  71:../Libraries/XMCLib/src/xmc_i2s.c ****  * MACROS
  72:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  73:../Libraries/XMCLib/src/xmc_i2s.c **** #define XMC_I2S_CH_OVERSAMPLING (2UL)
  74:../Libraries/XMCLib/src/xmc_i2s.c **** 
  75:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  76:../Libraries/XMCLib/src/xmc_i2s.c ****  * API IMPLEMENTATION
  77:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  78:../Libraries/XMCLib/src/xmc_i2s.c **** 
  79:../Libraries/XMCLib/src/xmc_i2s.c **** /* Initializes the selected I2S channel with the config structure. */
  80:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CONFIG_t *const config)
  81:../Libraries/XMCLib/src/xmc_i2s.c **** {
 145              	 .loc 3 81 0
 146              	 .cfi_startproc
 147 0000 80B5     	 push {r7,lr}
 148              	.LCFI9:
 149              	 .cfi_def_cfa_offset 8
 150              	 .cfi_offset 7,-8
 151              	 .cfi_offset 14,-4
 152 0002 82B0     	 sub sp,sp,#8
 153              	.LCFI10:
 154              	 .cfi_def_cfa_offset 16
 155 0004 00AF     	 add r7,sp,#0
 156              	.LCFI11:
 157              	 .cfi_def_cfa_register 7
 158 0006 7860     	 str r0,[r7,#4]
 159 0008 3960     	 str r1,[r7]
  82:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_ASSERT("XMC_I2S_CH_Init: data_delayed_sclk_periods value not valid",(config->data_delayed_scl
  83:../Libraries/XMCLib/src/xmc_i2s.c **** 		                                                   (config->data_delayed_sclk_periods  < config->
  84:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_USIC_CH_Enable(channel);
 160              	 .loc 3 84 0
 161 000a 7B68     	 ldr r3,[r7,#4]
 162 000c 181C     	 mov r0,r3
 163 000e FFF7FEFF 	 bl XMC_USIC_CH_Enable
  85:../Libraries/XMCLib/src/xmc_i2s.c **** 
  86:../Libraries/XMCLib/src/xmc_i2s.c ****   if(config->bus_mode == XMC_I2S_CH_BUS_MODE_MASTER)
 164              	 .loc 3 86 0
 165 0012 3B68     	 ldr r3,[r7]
 166 0014 1B7A     	 ldrb r3,[r3,#8]
 167 0016 002B     	 cmp r3,#0
 168 0018 06D1     	 bne .L6
  87:../Libraries/XMCLib/src/xmc_i2s.c ****   {
  88:../Libraries/XMCLib/src/xmc_i2s.c ****     /* Configure baud rate */
  89:../Libraries/XMCLib/src/xmc_i2s.c ****     (void)XMC_I2S_CH_SetBaudrate(channel, config->baudrate);
 169              	 .loc 3 89 0
 170 001a 3B68     	 ldr r3,[r7]
 171 001c 1B68     	 ldr r3,[r3]
 172 001e 7A68     	 ldr r2,[r7,#4]
 173 0020 101C     	 mov r0,r2
 174 0022 191C     	 mov r1,r3
 175 0024 FFF7FEFF 	 bl XMC_I2S_CH_SetBaudrate
 176              	.L6:
  90:../Libraries/XMCLib/src/xmc_i2s.c ****   }
  91:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of USIC Shift Control */
  92:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Transmission Mode (TRM) = 1  */
  93:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Passive Data Level (PDL) = 1 */
  94:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->SCTR = (uint32_t)(((uint32_t)(USIC_CH_SCTR_PDL_Msk | 
  95:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)(0x3UL << USIC_CH_SCTR_TRM_Pos)) |
  96:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((uint32_t)((uint32_t)config->frame_length -1U) << USIC_CH_SCTR_FLE_Pos
 177              	 .loc 3 96 0
 178 0028 3B68     	 ldr r3,[r7]
 179 002a 5B79     	 ldrb r3,[r3,#5]
 180 002c 013B     	 sub r3,r3,#1
 181 002e 1A04     	 lsl r2,r3,#16
  97:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((uint32_t)((uint32_t)((uint32_t)config->data_bits -1U) << USIC_CH_SCTR
 182              	 .loc 3 97 0
 183 0030 3B68     	 ldr r3,[r7]
 184 0032 1B79     	 ldrb r3,[r3,#4]
 185 0034 013B     	 sub r3,r3,#1
 186 0036 1B06     	 lsl r3,r3,#24
  94:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)(0x3UL << USIC_CH_SCTR_TRM_Pos)) |
 187              	 .loc 3 94 0
 188 0038 1343     	 orr r3,r2
 189 003a 154A     	 ldr r2,.L8
 190 003c 1A43     	 orr r2,r3
 191 003e 7B68     	 ldr r3,[r7,#4]
 192 0040 5A63     	 str r2,[r3,#52]
  98:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)USIC_CH_SCTR_SDIR_Msk));
  99:../Libraries/XMCLib/src/xmc_i2s.c **** 
 100:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of USIC Transmit Control/Status Register */
 101:../Libraries/XMCLib/src/xmc_i2s.c ****   /* TBUF Data Enable (TDEN) = 1 */
 102:../Libraries/XMCLib/src/xmc_i2s.c ****   /* TBUF Data Single Shot Mode (TDSSM) = 1 */
 103:../Libraries/XMCLib/src/xmc_i2s.c ****   /* WA mode enabled(WAMD) = 1 */
 104:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->TCSR = (uint32_t)((channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
 193              	 .loc 3 104 0
 194 0042 7B68     	 ldr r3,[r7,#4]
 195 0044 9B6B     	 ldr r3,[r3,#56]
 196 0046 134A     	 ldr r2,.L8+4
 197 0048 1340     	 and r3,r2
 198 004a A122     	 mov r2,#161
 199 004c D200     	 lsl r2,r2,#3
 200 004e 1A43     	 orr r2,r3
 201 0050 7B68     	 ldr r3,[r7,#4]
 202 0052 9A63     	 str r2,[r3,#56]
 105:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_SELMD_Msk |
 106:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_FLEMD_Msk |
 107:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_HPCMD_Msk))) |
 108:../Libraries/XMCLib/src/xmc_i2s.c **** 				  USIC_CH_TCSR_WAMD_Msk |
 109:../Libraries/XMCLib/src/xmc_i2s.c ****                   (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
 110:../Libraries/XMCLib/src/xmc_i2s.c ****                   USIC_CH_TCSR_TDSSM_Msk);
 111:../Libraries/XMCLib/src/xmc_i2s.c **** 
 112:../Libraries/XMCLib/src/xmc_i2s.c ****   if(config->bus_mode == XMC_I2S_CH_BUS_MODE_MASTER)
 203              	 .loc 3 112 0
 204 0054 3B68     	 ldr r3,[r7]
 205 0056 1B7A     	 ldrb r3,[r3,#8]
 206 0058 002B     	 cmp r3,#0
 207 005a 02D1     	 bne .L7
 113:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 114:../Libraries/XMCLib/src/xmc_i2s.c ****     /* Configuration of Protocol Control Register */
 115:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->PCR_IISMode = (uint32_t)USIC_CH_PCR_IISMode_WAGEN_Msk;
 208              	 .loc 3 115 0
 209 005c 7B68     	 ldr r3,[r7,#4]
 210 005e 0122     	 mov r2,#1
 211 0060 DA63     	 str r2,[r3,#60]
 212              	.L7:
 116:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 117:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of Protocol Control Register */
 118:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode |= (uint32_t)(USIC_CH_PCR_IISMode_DTEN_Msk |
 213              	 .loc 3 118 0
 214 0062 7B68     	 ldr r3,[r7,#4]
 215 0064 DA6B     	 ldr r2,[r3,#60]
 119:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 216              	 .loc 3 119 0
 217 0066 3B68     	 ldr r3,[r7]
 218 0068 DB79     	 ldrb r3,[r3,#7]
 118:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 219              	 .loc 3 118 0
 220 006a 0221     	 mov r1,#2
 221 006c 0B43     	 orr r3,r1
 222 006e DBB2     	 uxtb r3,r3
 223 0070 191C     	 mov r1,r3
 120:../Libraries/XMCLib/src/xmc_i2s.c ****                           ((uint32_t)((uint32_t)config->data_delayed_sclk_periods - 1U) << USIC_CH_
 224              	 .loc 3 120 0
 225 0072 3B68     	 ldr r3,[r7]
 226 0074 9B79     	 ldrb r3,[r3,#6]
 227 0076 013B     	 sub r3,r3,#1
 228 0078 1B04     	 lsl r3,r3,#16
 119:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 229              	 .loc 3 119 0
 230 007a 0B43     	 orr r3,r1
 118:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 231              	 .loc 3 118 0
 232 007c 1A43     	 orr r2,r3
 233 007e 7B68     	 ldr r3,[r7,#4]
 234 0080 DA63     	 str r2,[r3,#60]
 121:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Clear protocol status */
 122:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PSCR = 0xFFFFFFFFUL;
 235              	 .loc 3 122 0
 236 0082 7B68     	 ldr r3,[r7,#4]
 237 0084 0122     	 mov r2,#1
 238 0086 5242     	 neg r2,r2
 239 0088 DA64     	 str r2,[r3,#76]
 123:../Libraries/XMCLib/src/xmc_i2s.c **** }
 240              	 .loc 3 123 0
 241 008a BD46     	 mov sp,r7
 242 008c 02B0     	 add sp,sp,#8
 243              	 
 244 008e 80BD     	 pop {r7,pc}
 245              	.L9:
 246              	 .align 2
 247              	.L8:
 248 0090 03030000 	 .word 771
 249 0094 E0FAFFFF 	 .word -1312
 250              	 .cfi_endproc
 251              	.LFE128:
 253              	 .section .text.XMC_I2S_CH_SetBaudrate,"ax",%progbits
 254              	 .align 2
 255              	 .global XMC_I2S_CH_SetBaudrate
 256              	 .code 16
 257              	 .thumb_func
 259              	XMC_I2S_CH_SetBaudrate:
 260              	.LFB129:
 124:../Libraries/XMCLib/src/xmc_i2s.c **** 
 125:../Libraries/XMCLib/src/xmc_i2s.c **** 
 126:../Libraries/XMCLib/src/xmc_i2s.c **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate)
 127:../Libraries/XMCLib/src/xmc_i2s.c **** {
 261              	 .loc 3 127 0
 262              	 .cfi_startproc
 263 0000 80B5     	 push {r7,lr}
 264              	.LCFI12:
 265              	 .cfi_def_cfa_offset 8
 266              	 .cfi_offset 7,-8
 267              	 .cfi_offset 14,-4
 268 0002 84B0     	 sub sp,sp,#16
 269              	.LCFI13:
 270              	 .cfi_def_cfa_offset 24
 271 0004 00AF     	 add r7,sp,#0
 272              	.LCFI14:
 273              	 .cfi_def_cfa_register 7
 274 0006 7860     	 str r0,[r7,#4]
 275 0008 3960     	 str r1,[r7]
 128:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_I2S_CH_STATUS_t status;
 129:../Libraries/XMCLib/src/xmc_i2s.c **** 
 130:../Libraries/XMCLib/src/xmc_i2s.c ****   status = XMC_I2S_CH_STATUS_ERROR;
 276              	 .loc 3 130 0
 277 000a 0F23     	 mov r3,#15
 278 000c FB18     	 add r3,r7,r3
 279 000e 0122     	 mov r2,#1
 280 0010 1A70     	 strb r2,[r3]
 131:../Libraries/XMCLib/src/xmc_i2s.c **** 
 132:../Libraries/XMCLib/src/xmc_i2s.c ****   if (rate <= (XMC_SCU_CLOCK_GetPeripheralClockFrequency() >> 1U))
 281              	 .loc 3 132 0
 282 0012 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 283 0016 031C     	 mov r3,r0
 284 0018 5A08     	 lsr r2,r3,#1
 285 001a 3B68     	 ldr r3,[r7]
 286 001c 9A42     	 cmp r2,r3
 287 001e 14D3     	 bcc .L11
 133:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 134:../Libraries/XMCLib/src/xmc_i2s.c ****     if (XMC_USIC_CH_SetBaudrate(channel, rate, XMC_I2S_CH_OVERSAMPLING) == XMC_USIC_CH_STATUS_OK)
 288              	 .loc 3 134 0
 289 0020 7A68     	 ldr r2,[r7,#4]
 290 0022 3B68     	 ldr r3,[r7]
 291 0024 101C     	 mov r0,r2
 292 0026 191C     	 mov r1,r3
 293 0028 0222     	 mov r2,#2
 294 002a FFF7FEFF 	 bl XMC_USIC_CH_SetBaudrate
 295 002e 031E     	 sub r3,r0,#0
 296 0030 0BD1     	 bne .L11
 135:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 136:../Libraries/XMCLib/src/xmc_i2s.c ****       channel->BRG = (uint32_t)((channel->BRG & ~(USIC_CH_BRG_CTQSEL_Msk)) |
 297              	 .loc 3 136 0
 298 0032 7B68     	 ldr r3,[r7,#4]
 299 0034 5B69     	 ldr r3,[r3,#20]
 300 0036 C022     	 mov r2,#192
 301 0038 9343     	 bic r3,r2
 302 003a 8022     	 mov r2,#128
 303 003c 1A43     	 orr r2,r3
 304 003e 7B68     	 ldr r3,[r7,#4]
 305 0040 5A61     	 str r2,[r3,#20]
 137:../Libraries/XMCLib/src/xmc_i2s.c ****                      (0x2UL << USIC_CH_BRG_CTQSEL_Pos));
 138:../Libraries/XMCLib/src/xmc_i2s.c **** 
 139:../Libraries/XMCLib/src/xmc_i2s.c ****       status = XMC_I2S_CH_STATUS_OK;
 306              	 .loc 3 139 0
 307 0042 0F23     	 mov r3,#15
 308 0044 FB18     	 add r3,r7,r3
 309 0046 0022     	 mov r2,#0
 310 0048 1A70     	 strb r2,[r3]
 311              	.L11:
 140:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 141:../Libraries/XMCLib/src/xmc_i2s.c **** 
 142:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 143:../Libraries/XMCLib/src/xmc_i2s.c ****   return status;
 312              	 .loc 3 143 0
 313 004a 0F23     	 mov r3,#15
 314 004c FB18     	 add r3,r7,r3
 315 004e 1B78     	 ldrb r3,[r3]
 144:../Libraries/XMCLib/src/xmc_i2s.c **** }
 316              	 .loc 3 144 0
 317 0050 181C     	 mov r0,r3
 318 0052 BD46     	 mov sp,r7
 319 0054 04B0     	 add sp,sp,#16
 320              	 
 321 0056 80BD     	 pop {r7,pc}
 322              	 .cfi_endproc
 323              	.LFE129:
 325              	 .section .text.XMC_I2S_CH_SetSystemWordLength,"ax",%progbits
 326              	 .align 2
 327              	 .global XMC_I2S_CH_SetSystemWordLength
 328              	 .code 16
 329              	 .thumb_func
 331              	XMC_I2S_CH_SetSystemWordLength:
 332              	.LFB130:
 145:../Libraries/XMCLib/src/xmc_i2s.c **** 
 146:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_SetSystemWordLength(XMC_USIC_CH_t *const channel,uint32_t sclk_cycles_system_word_l
 147:../Libraries/XMCLib/src/xmc_i2s.c **** {
 333              	 .loc 3 147 0
 334              	 .cfi_startproc
 335 0000 80B5     	 push {r7,lr}
 336              	.LCFI15:
 337              	 .cfi_def_cfa_offset 8
 338              	 .cfi_offset 7,-8
 339              	 .cfi_offset 14,-4
 340 0002 86B0     	 sub sp,sp,#24
 341              	.LCFI16:
 342              	 .cfi_def_cfa_offset 32
 343 0004 00AF     	 add r7,sp,#0
 344              	.LCFI17:
 345              	 .cfi_def_cfa_register 7
 346 0006 7860     	 str r0,[r7,#4]
 347 0008 3960     	 str r1,[r7]
 148:../Libraries/XMCLib/src/xmc_i2s.c ****   uint32_t sclk_cycles_system_word_length_temp;
 149:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t dctq_temp;
 150:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t pctq_temp;
 151:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t dctq = 1U;
 348              	 .loc 3 151 0
 349 000a 1523     	 mov r3,#21
 350 000c FB18     	 add r3,r7,r3
 351 000e 0122     	 mov r2,#1
 352 0010 1A70     	 strb r2,[r3]
 152:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t pctq = 1U;
 353              	 .loc 3 152 0
 354 0012 1423     	 mov r3,#20
 355 0014 FB18     	 add r3,r7,r3
 356 0016 0122     	 mov r2,#1
 357 0018 1A70     	 strb r2,[r3]
 153:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t best_error = 64U;
 358              	 .loc 3 153 0
 359 001a 1323     	 mov r3,#19
 360 001c FB18     	 add r3,r7,r3
 361 001e 4022     	 mov r2,#64
 362 0020 1A70     	 strb r2,[r3]
 154:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t error;
 155:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_ASSERT("XMC_I2S_CH_Init: data_delayed_sclk_periods value not valid",(sclk_cycles_system_word_
 156:../Libraries/XMCLib/src/xmc_i2s.c **** 
 157:../Libraries/XMCLib/src/xmc_i2s.c **** 
 158:../Libraries/XMCLib/src/xmc_i2s.c ****   for (dctq_temp =1U; dctq_temp < 33U ; dctq_temp++)
 363              	 .loc 3 158 0
 364 0022 1723     	 mov r3,#23
 365 0024 FB18     	 add r3,r7,r3
 366 0026 0122     	 mov r2,#1
 367 0028 1A70     	 strb r2,[r3]
 368 002a 5FE0     	 b .L14
 369              	.L22:
 159:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 160:../Libraries/XMCLib/src/xmc_i2s.c ****     for (pctq_temp =1U; pctq_temp < 5U ; pctq_temp++)
 370              	 .loc 3 160 0
 371 002c 1623     	 mov r3,#22
 372 002e FB18     	 add r3,r7,r3
 373 0030 0122     	 mov r2,#1
 374 0032 1A70     	 strb r2,[r3]
 375 0034 4EE0     	 b .L15
 376              	.L21:
 161:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 162:../Libraries/XMCLib/src/xmc_i2s.c ****       sclk_cycles_system_word_length_temp = ((uint32_t)dctq_temp) * ((uint32_t)pctq_temp);
 377              	 .loc 3 162 0
 378 0036 1723     	 mov r3,#23
 379 0038 FB18     	 add r3,r7,r3
 380 003a 1B78     	 ldrb r3,[r3]
 381 003c 1622     	 mov r2,#22
 382 003e BA18     	 add r2,r7,r2
 383 0040 1278     	 ldrb r2,[r2]
 384 0042 5343     	 mul r3,r2
 385 0044 FB60     	 str r3,[r7,#12]
 163:../Libraries/XMCLib/src/xmc_i2s.c ****       if(sclk_cycles_system_word_length_temp == sclk_cycles_system_word_length)
 386              	 .loc 3 163 0
 387 0046 FA68     	 ldr r2,[r7,#12]
 388 0048 3B68     	 ldr r3,[r7]
 389 004a 9A42     	 cmp r2,r3
 390 004c 0CD1     	 bne .L16
 164:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 165:../Libraries/XMCLib/src/xmc_i2s.c ****         dctq = dctq_temp;
 391              	 .loc 3 165 0
 392 004e 1523     	 mov r3,#21
 393 0050 FB18     	 add r3,r7,r3
 394 0052 1722     	 mov r2,#23
 395 0054 BA18     	 add r2,r7,r2
 396 0056 1278     	 ldrb r2,[r2]
 397 0058 1A70     	 strb r2,[r3]
 166:../Libraries/XMCLib/src/xmc_i2s.c ****         pctq = pctq_temp;
 398              	 .loc 3 166 0
 399 005a 1423     	 mov r3,#20
 400 005c FB18     	 add r3,r7,r3
 401 005e 1622     	 mov r2,#22
 402 0060 BA18     	 add r2,r7,r2
 403 0062 1278     	 ldrb r2,[r2]
 404 0064 1A70     	 strb r2,[r3]
 167:../Libraries/XMCLib/src/xmc_i2s.c ****         break;
 405              	 .loc 3 167 0
 406 0066 3AE0     	 b .L17
 407              	.L16:
 168:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 169:../Libraries/XMCLib/src/xmc_i2s.c ****       if (sclk_cycles_system_word_length_temp > sclk_cycles_system_word_length)
 408              	 .loc 3 169 0
 409 0068 FA68     	 ldr r2,[r7,#12]
 410 006a 3B68     	 ldr r3,[r7]
 411 006c 9A42     	 cmp r2,r3
 412 006e 08D9     	 bls .L18
 170:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 171:../Libraries/XMCLib/src/xmc_i2s.c ****         error = (uint8_t)(sclk_cycles_system_word_length_temp  - sclk_cycles_system_word_length);
 413              	 .loc 3 171 0
 414 0070 FB68     	 ldr r3,[r7,#12]
 415 0072 D9B2     	 uxtb r1,r3
 416 0074 3B68     	 ldr r3,[r7]
 417 0076 DAB2     	 uxtb r2,r3
 418 0078 1223     	 mov r3,#18
 419 007a FB18     	 add r3,r7,r3
 420 007c 8A1A     	 sub r2,r1,r2
 421 007e 1A70     	 strb r2,[r3]
 422 0080 07E0     	 b .L19
 423              	.L18:
 172:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 173:../Libraries/XMCLib/src/xmc_i2s.c ****       else
 174:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 175:../Libraries/XMCLib/src/xmc_i2s.c ****         error = (uint8_t)(sclk_cycles_system_word_length - sclk_cycles_system_word_length_temp);
 424              	 .loc 3 175 0
 425 0082 3B68     	 ldr r3,[r7]
 426 0084 D9B2     	 uxtb r1,r3
 427 0086 FB68     	 ldr r3,[r7,#12]
 428 0088 DAB2     	 uxtb r2,r3
 429 008a 1223     	 mov r3,#18
 430 008c FB18     	 add r3,r7,r3
 431 008e 8A1A     	 sub r2,r1,r2
 432 0090 1A70     	 strb r2,[r3]
 433              	.L19:
 176:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 177:../Libraries/XMCLib/src/xmc_i2s.c **** 
 178:../Libraries/XMCLib/src/xmc_i2s.c ****       if(error < best_error)
 434              	 .loc 3 178 0
 435 0092 1223     	 mov r3,#18
 436 0094 FA18     	 add r2,r7,r3
 437 0096 1323     	 mov r3,#19
 438 0098 FB18     	 add r3,r7,r3
 439 009a 1278     	 ldrb r2,[r2]
 440 009c 1B78     	 ldrb r3,[r3]
 441 009e 9A42     	 cmp r2,r3
 442 00a0 11D2     	 bcs .L20
 179:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 180:../Libraries/XMCLib/src/xmc_i2s.c ****          best_error = error;
 443              	 .loc 3 180 0
 444 00a2 1323     	 mov r3,#19
 445 00a4 FB18     	 add r3,r7,r3
 446 00a6 1222     	 mov r2,#18
 447 00a8 BA18     	 add r2,r7,r2
 448 00aa 1278     	 ldrb r2,[r2]
 449 00ac 1A70     	 strb r2,[r3]
 181:../Libraries/XMCLib/src/xmc_i2s.c ****          dctq =  dctq_temp;
 450              	 .loc 3 181 0
 451 00ae 1523     	 mov r3,#21
 452 00b0 FB18     	 add r3,r7,r3
 453 00b2 1722     	 mov r2,#23
 454 00b4 BA18     	 add r2,r7,r2
 455 00b6 1278     	 ldrb r2,[r2]
 456 00b8 1A70     	 strb r2,[r3]
 182:../Libraries/XMCLib/src/xmc_i2s.c ****          pctq = pctq_temp;
 457              	 .loc 3 182 0
 458 00ba 1423     	 mov r3,#20
 459 00bc FB18     	 add r3,r7,r3
 460 00be 1622     	 mov r2,#22
 461 00c0 BA18     	 add r2,r7,r2
 462 00c2 1278     	 ldrb r2,[r2]
 463 00c4 1A70     	 strb r2,[r3]
 464              	.L20:
 160:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 465              	 .loc 3 160 0 discriminator 2
 466 00c6 1623     	 mov r3,#22
 467 00c8 FB18     	 add r3,r7,r3
 468 00ca 1A78     	 ldrb r2,[r3]
 469 00cc 1623     	 mov r3,#22
 470 00ce FB18     	 add r3,r7,r3
 471 00d0 0132     	 add r2,r2,#1
 472 00d2 1A70     	 strb r2,[r3]
 473              	.L15:
 160:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 474              	 .loc 3 160 0 is_stmt 0 discriminator 1
 475 00d4 1623     	 mov r3,#22
 476 00d6 FB18     	 add r3,r7,r3
 477 00d8 1B78     	 ldrb r3,[r3]
 478 00da 042B     	 cmp r3,#4
 479 00dc ABD9     	 bls .L21
 480              	.L17:
 158:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 481              	 .loc 3 158 0 is_stmt 1 discriminator 2
 482 00de 1723     	 mov r3,#23
 483 00e0 FB18     	 add r3,r7,r3
 484 00e2 1A78     	 ldrb r2,[r3]
 485 00e4 1723     	 mov r3,#23
 486 00e6 FB18     	 add r3,r7,r3
 487 00e8 0132     	 add r2,r2,#1
 488 00ea 1A70     	 strb r2,[r3]
 489              	.L14:
 158:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 490              	 .loc 3 158 0 is_stmt 0 discriminator 1
 491 00ec 1723     	 mov r3,#23
 492 00ee FB18     	 add r3,r7,r3
 493 00f0 1B78     	 ldrb r3,[r3]
 494 00f2 202B     	 cmp r3,#32
 495 00f4 9AD9     	 bls .L22
 183:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 184:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 185:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 186:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->BRG = (uint32_t)((channel->BRG & ~((uint32_t)(USIC_CH_BRG_DCTQ_Msk | 
 496              	 .loc 3 186 0 is_stmt 1
 497 00f6 7B68     	 ldr r3,[r7,#4]
 498 00f8 5B69     	 ldr r3,[r3,#20]
 499 00fa 094A     	 ldr r2,.L23
 500 00fc 1A40     	 and r2,r3
 187:../Libraries/XMCLib/src/xmc_i2s.c ****                                                          USIC_CH_BRG_PCTQ_Msk))) |
 188:../Libraries/XMCLib/src/xmc_i2s.c ****                  (uint32_t)((uint32_t)((uint32_t)((uint32_t)dctq- 1U) << USIC_CH_BRG_DCTQ_Pos) |
 501              	 .loc 3 188 0
 502 00fe 1523     	 mov r3,#21
 503 0100 FB18     	 add r3,r7,r3
 504 0102 1B78     	 ldrb r3,[r3]
 505 0104 013B     	 sub r3,r3,#1
 506 0106 9902     	 lsl r1,r3,#10
 189:../Libraries/XMCLib/src/xmc_i2s.c ****                             (uint32_t)((uint32_t)((uint32_t)pctq- 1U) << USIC_CH_BRG_PCTQ_Pos)));
 507              	 .loc 3 189 0
 508 0108 1423     	 mov r3,#20
 509 010a FB18     	 add r3,r7,r3
 510 010c 1B78     	 ldrb r3,[r3]
 511 010e 013B     	 sub r3,r3,#1
 512 0110 1B02     	 lsl r3,r3,#8
 188:../Libraries/XMCLib/src/xmc_i2s.c ****                             (uint32_t)((uint32_t)((uint32_t)pctq- 1U) << USIC_CH_BRG_PCTQ_Pos)));
 513              	 .loc 3 188 0
 514 0112 0B43     	 orr r3,r1
 186:../Libraries/XMCLib/src/xmc_i2s.c ****                                                          USIC_CH_BRG_PCTQ_Msk))) |
 515              	 .loc 3 186 0
 516 0114 1A43     	 orr r2,r3
 517 0116 7B68     	 ldr r3,[r7,#4]
 518 0118 5A61     	 str r2,[r3,#20]
 190:../Libraries/XMCLib/src/xmc_i2s.c **** }
 519              	 .loc 3 190 0
 520 011a BD46     	 mov sp,r7
 521 011c 06B0     	 add sp,sp,#24
 522              	 
 523 011e 80BD     	 pop {r7,pc}
 524              	.L24:
 525              	 .align 2
 526              	.L23:
 527 0120 FF80FFFF 	 .word -32513
 528              	 .cfi_endproc
 529              	.LFE130:
 531              	 .section .text.XMC_I2S_CH_Transmit,"ax",%progbits
 532              	 .align 2
 533              	 .global XMC_I2S_CH_Transmit
 534              	 .code 16
 535              	 .thumb_func
 537              	XMC_I2S_CH_Transmit:
 538              	.LFB131:
 191:../Libraries/XMCLib/src/xmc_i2s.c **** 
 192:../Libraries/XMCLib/src/xmc_i2s.c **** /* Puts the data into FIFO if FIFO mode is enabled or else into standard buffers, by setting the pr
 193:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_I2S_CH_CHANNE
 194:../Libraries/XMCLib/src/xmc_i2s.c **** {
 539              	 .loc 3 194 0
 540              	 .cfi_startproc
 541 0000 80B5     	 push {r7,lr}
 542              	.LCFI18:
 543              	 .cfi_def_cfa_offset 8
 544              	 .cfi_offset 7,-8
 545              	 .cfi_offset 14,-4
 546 0002 82B0     	 sub sp,sp,#8
 547              	.LCFI19:
 548              	 .cfi_def_cfa_offset 16
 549 0004 00AF     	 add r7,sp,#0
 550              	.LCFI20:
 551              	 .cfi_def_cfa_register 7
 552 0006 7860     	 str r0,[r7,#4]
 553 0008 081C     	 mov r0,r1
 554 000a 111C     	 mov r1,r2
 555 000c BB1C     	 add r3,r7,#2
 556 000e 021C     	 add r2,r0,#0
 557 0010 1A80     	 strh r2,[r3]
 558 0012 7B1C     	 add r3,r7,#1
 559 0014 0A1C     	 add r2,r1,#0
 560 0016 1A70     	 strb r2,[r3]
 195:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Check FIFO size */
 196:../Libraries/XMCLib/src/xmc_i2s.c ****   if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 561              	 .loc 3 196 0
 562 0018 7A68     	 ldr r2,[r7,#4]
 563 001a 8423     	 mov r3,#132
 564 001c 5B00     	 lsl r3,r3,#1
 565 001e D258     	 ldr r2,[r2,r3]
 566 0020 E023     	 mov r3,#224
 567 0022 DB04     	 lsl r3,r3,#19
 568 0024 1340     	 and r3,r2
 569 0026 18D1     	 bne .L26
 197:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 198:../Libraries/XMCLib/src/xmc_i2s.c ****     while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(channel) == (uint32_t)XMC_USIC_CH_TBUF_STAT
 570              	 .loc 3 198 0
 571 0028 C046     	 mov r8,r8
 572              	.L27:
 573              	 .loc 3 198 0 is_stmt 0 discriminator 1
 574 002a 7B68     	 ldr r3,[r7,#4]
 575 002c 181C     	 mov r0,r3
 576 002e FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 577 0032 031E     	 sub r3,r0,#0
 578 0034 802B     	 cmp r3,#128
 579 0036 F8D0     	 beq .L27
 199:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 200:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 201:../Libraries/XMCLib/src/xmc_i2s.c **** 
 202:../Libraries/XMCLib/src/xmc_i2s.c ****     XMC_I2S_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION
 580              	 .loc 3 202 0 is_stmt 1
 581 0038 7A68     	 ldr r2,[r7,#4]
 582 003a 8023     	 mov r3,#128
 583 003c 9B01     	 lsl r3,r3,#6
 584 003e 101C     	 mov r0,r2
 585 0040 191C     	 mov r1,r3
 586 0042 FFF7FEFF 	 bl XMC_I2S_CH_ClearStatusFlag
 203:../Libraries/XMCLib/src/xmc_i2s.c **** 
 204:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->TBUF[(uint32_t)channel_number << 4] = data;
 587              	 .loc 3 204 0
 588 0046 7B1C     	 add r3,r7,#1
 589 0048 1B78     	 ldrb r3,[r3]
 590 004a 1A01     	 lsl r2,r3,#4
 591 004c BB1C     	 add r3,r7,#2
 592 004e 1988     	 ldrh r1,[r3]
 593 0050 7B68     	 ldr r3,[r7,#4]
 594 0052 2032     	 add r2,r2,#32
 595 0054 9200     	 lsl r2,r2,#2
 596 0056 D150     	 str r1,[r2,r3]
 597 0058 08E0     	 b .L25
 598              	.L26:
 205:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 206:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 207:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 208:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->IN[(uint32_t)channel_number << 4] = data;
 599              	 .loc 3 208 0
 600 005a 7B1C     	 add r3,r7,#1
 601 005c 1B78     	 ldrb r3,[r3]
 602 005e 1A01     	 lsl r2,r3,#4
 603 0060 BB1C     	 add r3,r7,#2
 604 0062 1988     	 ldrh r1,[r3]
 605 0064 7B68     	 ldr r3,[r7,#4]
 606 0066 6032     	 add r2,r2,#96
 607 0068 9200     	 lsl r2,r2,#2
 608 006a D150     	 str r1,[r2,r3]
 609              	.L25:
 209:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 210:../Libraries/XMCLib/src/xmc_i2s.c **** }
 610              	 .loc 3 210 0
 611 006c BD46     	 mov sp,r7
 612 006e 02B0     	 add sp,sp,#8
 613              	 
 614 0070 80BD     	 pop {r7,pc}
 615              	 .cfi_endproc
 616              	.LFE131:
 618 0072 C046     	 .section .text.XMC_I2S_CH_GetReceivedData,"ax",%progbits
 619              	 .align 2
 620              	 .global XMC_I2S_CH_GetReceivedData
 621              	 .code 16
 622              	 .thumb_func
 624              	XMC_I2S_CH_GetReceivedData:
 625              	.LFB132:
 211:../Libraries/XMCLib/src/xmc_i2s.c **** 
 212:../Libraries/XMCLib/src/xmc_i2s.c **** /* Reads the data from the buffers based on the FIFO mode selection. */
 213:../Libraries/XMCLib/src/xmc_i2s.c **** uint16_t XMC_I2S_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
 214:../Libraries/XMCLib/src/xmc_i2s.c **** {
 626              	 .loc 3 214 0
 627              	 .cfi_startproc
 628 0000 80B5     	 push {r7,lr}
 629              	.LCFI21:
 630              	 .cfi_def_cfa_offset 8
 631              	 .cfi_offset 7,-8
 632              	 .cfi_offset 14,-4
 633 0002 84B0     	 sub sp,sp,#16
 634              	.LCFI22:
 635              	 .cfi_def_cfa_offset 24
 636 0004 00AF     	 add r7,sp,#0
 637              	.LCFI23:
 638              	 .cfi_def_cfa_register 7
 639 0006 7860     	 str r0,[r7,#4]
 215:../Libraries/XMCLib/src/xmc_i2s.c ****   uint16_t retval;
 216:../Libraries/XMCLib/src/xmc_i2s.c **** 
 217:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Check FIFO size */
 218:../Libraries/XMCLib/src/xmc_i2s.c ****   if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 640              	 .loc 3 218 0
 641 0008 7A68     	 ldr r2,[r7,#4]
 642 000a 8623     	 mov r3,#134
 643 000c 5B00     	 lsl r3,r3,#1
 644 000e D258     	 ldr r2,[r2,r3]
 645 0010 E023     	 mov r3,#224
 646 0012 DB04     	 lsl r3,r3,#19
 647 0014 1340     	 and r3,r2
 648 0016 05D1     	 bne .L30
 219:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 220:../Libraries/XMCLib/src/xmc_i2s.c ****     retval = (uint16_t)channel->RBUF;
 649              	 .loc 3 220 0
 650 0018 7B68     	 ldr r3,[r7,#4]
 651 001a 5A6D     	 ldr r2,[r3,#84]
 652 001c 0E23     	 mov r3,#14
 653 001e FB18     	 add r3,r7,r3
 654 0020 1A80     	 strh r2,[r3]
 655 0022 06E0     	 b .L31
 656              	.L30:
 221:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 222:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 223:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 224:../Libraries/XMCLib/src/xmc_i2s.c ****     retval = (uint16_t)channel->OUTR;
 657              	 .loc 3 224 0
 658 0024 7A68     	 ldr r2,[r7,#4]
 659 0026 8E23     	 mov r3,#142
 660 0028 5B00     	 lsl r3,r3,#1
 661 002a D258     	 ldr r2,[r2,r3]
 662 002c 0E23     	 mov r3,#14
 663 002e FB18     	 add r3,r7,r3
 664 0030 1A80     	 strh r2,[r3]
 665              	.L31:
 225:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 226:../Libraries/XMCLib/src/xmc_i2s.c **** 
 227:../Libraries/XMCLib/src/xmc_i2s.c ****   return retval;
 666              	 .loc 3 227 0
 667 0032 0E23     	 mov r3,#14
 668 0034 FB18     	 add r3,r7,r3
 669 0036 1B88     	 ldrh r3,[r3]
 228:../Libraries/XMCLib/src/xmc_i2s.c **** }
 670              	 .loc 3 228 0
 671 0038 181C     	 mov r0,r3
 672 003a BD46     	 mov sp,r7
 673 003c 04B0     	 add sp,sp,#16
 674              	 
 675 003e 80BD     	 pop {r7,pc}
 676              	 .cfi_endproc
 677              	.LFE132:
 679              	 .section .text.XMC_I2S_CH_Stop,"ax",%progbits
 680              	 .align 2
 681              	 .global XMC_I2S_CH_Stop
 682              	 .code 16
 683              	 .thumb_func
 685              	XMC_I2S_CH_Stop:
 686              	.LFB133:
 229:../Libraries/XMCLib/src/xmc_i2s.c **** 
 230:../Libraries/XMCLib/src/xmc_i2s.c **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_Stop(XMC_USIC_CH_t *const channel)
 231:../Libraries/XMCLib/src/xmc_i2s.c **** {
 687              	 .loc 3 231 0
 688              	 .cfi_startproc
 689 0000 80B5     	 push {r7,lr}
 690              	.LCFI24:
 691              	 .cfi_def_cfa_offset 8
 692              	 .cfi_offset 7,-8
 693              	 .cfi_offset 14,-4
 694 0002 84B0     	 sub sp,sp,#16
 695              	.LCFI25:
 696              	 .cfi_def_cfa_offset 24
 697 0004 00AF     	 add r7,sp,#0
 698              	.LCFI26:
 699              	 .cfi_def_cfa_register 7
 700 0006 7860     	 str r0,[r7,#4]
 232:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_I2S_CH_STATUS_t status = XMC_I2S_CH_STATUS_OK;
 701              	 .loc 3 232 0
 702 0008 0F23     	 mov r3,#15
 703 000a FB18     	 add r3,r7,r3
 704 000c 0022     	 mov r2,#0
 705 000e 1A70     	 strb r2,[r3]
 233:../Libraries/XMCLib/src/xmc_i2s.c **** 
 234:../Libraries/XMCLib/src/xmc_i2s.c ****   if (((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(channel) & (uint32_t)XMC_USIC_CH_TBUF_STATUS_B
 706              	 .loc 3 234 0
 707 0010 7B68     	 ldr r3,[r7,#4]
 708 0012 181C     	 mov r0,r3
 709 0014 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 710 0018 031C     	 mov r3,r0
 711 001a DBB2     	 uxtb r3,r3
 712 001c 5BB2     	 sxtb r3,r3
 713 001e 002B     	 cmp r3,#0
 714 0020 04DA     	 bge .L34
 235:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 236:../Libraries/XMCLib/src/xmc_i2s.c ****     status = XMC_I2S_CH_STATUS_BUSY;
 715              	 .loc 3 236 0
 716 0022 0F23     	 mov r3,#15
 717 0024 FB18     	 add r3,r7,r3
 718 0026 0222     	 mov r2,#2
 719 0028 1A70     	 strb r2,[r3]
 720 002a 04E0     	 b .L35
 721              	.L34:
 237:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 238:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 239:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 240:../Libraries/XMCLib/src/xmc_i2s.c ****     /* USIC channel in IDLE mode */
 241:../Libraries/XMCLib/src/xmc_i2s.c ****     XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_IDLE);
 722              	 .loc 3 241 0
 723 002c 7B68     	 ldr r3,[r7,#4]
 724 002e 181C     	 mov r0,r3
 725 0030 0021     	 mov r1,#0
 726 0032 FFF7FEFF 	 bl XMC_USIC_CH_SetMode
 727              	.L35:
 242:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 243:../Libraries/XMCLib/src/xmc_i2s.c **** 
 244:../Libraries/XMCLib/src/xmc_i2s.c ****   return status;
 728              	 .loc 3 244 0
 729 0036 0F23     	 mov r3,#15
 730 0038 FB18     	 add r3,r7,r3
 731 003a 1B78     	 ldrb r3,[r3]
 245:../Libraries/XMCLib/src/xmc_i2s.c **** }
 732              	 .loc 3 245 0
 733 003c 181C     	 mov r0,r3
 734 003e BD46     	 mov sp,r7
 735 0040 04B0     	 add sp,sp,#16
 736              	 
 737 0042 80BD     	 pop {r7,pc}
 738              	 .cfi_endproc
 739              	.LFE133:
 741              	 .section .text.XMC_I2S_CH_EnableEvent,"ax",%progbits
 742              	 .align 2
 743              	 .global XMC_I2S_CH_EnableEvent
 744              	 .code 16
 745              	 .thumb_func
 747              	XMC_I2S_CH_EnableEvent:
 748              	.LFB134:
 246:../Libraries/XMCLib/src/xmc_i2s.c **** 
 247:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
 248:../Libraries/XMCLib/src/xmc_i2s.c **** {
 749              	 .loc 3 248 0
 750              	 .cfi_startproc
 751 0000 80B5     	 push {r7,lr}
 752              	.LCFI27:
 753              	 .cfi_def_cfa_offset 8
 754              	 .cfi_offset 7,-8
 755              	 .cfi_offset 14,-4
 756 0002 82B0     	 sub sp,sp,#8
 757              	.LCFI28:
 758              	 .cfi_def_cfa_offset 16
 759 0004 00AF     	 add r7,sp,#0
 760              	.LCFI29:
 761              	 .cfi_def_cfa_register 7
 762 0006 7860     	 str r0,[r7,#4]
 763 0008 3960     	 str r1,[r7]
 249:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->CCR |= (event&0x1fc00U);
 764              	 .loc 3 249 0
 765 000a 7B68     	 ldr r3,[r7,#4]
 766 000c 1A6C     	 ldr r2,[r3,#64]
 767 000e 3968     	 ldr r1,[r7]
 768 0010 FE23     	 mov r3,#254
 769 0012 5B02     	 lsl r3,r3,#9
 770 0014 0B40     	 and r3,r1
 771 0016 1A43     	 orr r2,r3
 772 0018 7B68     	 ldr r3,[r7,#4]
 773 001a 1A64     	 str r2,[r3,#64]
 250:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode |= ((event >> 2U) & 0x8070U);
 774              	 .loc 3 250 0
 775 001c 7B68     	 ldr r3,[r7,#4]
 776 001e DA6B     	 ldr r2,[r3,#60]
 777 0020 3B68     	 ldr r3,[r7]
 778 0022 9B08     	 lsr r3,r3,#2
 779 0024 0349     	 ldr r1,.L38
 780 0026 0B40     	 and r3,r1
 781 0028 1A43     	 orr r2,r3
 782 002a 7B68     	 ldr r3,[r7,#4]
 783 002c DA63     	 str r2,[r3,#60]
 251:../Libraries/XMCLib/src/xmc_i2s.c **** }
 784              	 .loc 3 251 0
 785 002e BD46     	 mov sp,r7
 786 0030 02B0     	 add sp,sp,#8
 787              	 
 788 0032 80BD     	 pop {r7,pc}
 789              	.L39:
 790              	 .align 2
 791              	.L38:
 792 0034 70800000 	 .word 32880
 793              	 .cfi_endproc
 794              	.LFE134:
 796              	 .section .text.XMC_I2S_CH_DisableEvent,"ax",%progbits
 797              	 .align 2
 798              	 .global XMC_I2S_CH_DisableEvent
 799              	 .code 16
 800              	 .thumb_func
 802              	XMC_I2S_CH_DisableEvent:
 803              	.LFB135:
 252:../Libraries/XMCLib/src/xmc_i2s.c **** 
 253:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
 254:../Libraries/XMCLib/src/xmc_i2s.c **** {
 804              	 .loc 3 254 0
 805              	 .cfi_startproc
 806 0000 80B5     	 push {r7,lr}
 807              	.LCFI30:
 808              	 .cfi_def_cfa_offset 8
 809              	 .cfi_offset 7,-8
 810              	 .cfi_offset 14,-4
 811 0002 82B0     	 sub sp,sp,#8
 812              	.LCFI31:
 813              	 .cfi_def_cfa_offset 16
 814 0004 00AF     	 add r7,sp,#0
 815              	.LCFI32:
 816              	 .cfi_def_cfa_register 7
 817 0006 7860     	 str r0,[r7,#4]
 818 0008 3960     	 str r1,[r7]
 255:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->CCR &= (uint32_t)~(event&0x1fc00U);
 819              	 .loc 3 255 0
 820 000a 7B68     	 ldr r3,[r7,#4]
 821 000c 1B6C     	 ldr r3,[r3,#64]
 822 000e 3968     	 ldr r1,[r7]
 823 0010 FE22     	 mov r2,#254
 824 0012 5202     	 lsl r2,r2,#9
 825 0014 0A40     	 and r2,r1
 826 0016 D243     	 mvn r2,r2
 827 0018 1A40     	 and r2,r3
 828 001a 7B68     	 ldr r3,[r7,#4]
 829 001c 1A64     	 str r2,[r3,#64]
 256:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode &= (uint32_t)~((event >> 2U) & 0x8070U);
 830              	 .loc 3 256 0
 831 001e 7B68     	 ldr r3,[r7,#4]
 832 0020 DB6B     	 ldr r3,[r3,#60]
 833 0022 3A68     	 ldr r2,[r7]
 834 0024 9208     	 lsr r2,r2,#2
 835 0026 0449     	 ldr r1,.L41
 836 0028 0A40     	 and r2,r1
 837 002a D243     	 mvn r2,r2
 838 002c 1A40     	 and r2,r3
 839 002e 7B68     	 ldr r3,[r7,#4]
 840 0030 DA63     	 str r2,[r3,#60]
 257:../Libraries/XMCLib/src/xmc_i2s.c **** }
 841              	 .loc 3 257 0
 842 0032 BD46     	 mov sp,r7
 843 0034 02B0     	 add sp,sp,#8
 844              	 
 845 0036 80BD     	 pop {r7,pc}
 846              	.L42:
 847              	 .align 2
 848              	.L41:
 849 0038 70800000 	 .word 32880
 850              	 .cfi_endproc
 851              	.LFE135:
 853              	 .text
 854              	.Letext0:
 855              	 .file 4 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 856              	 .file 5 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 857              	 .file 6 "C:/DAVEv4-64Bit/work/Demo_9_See_PWM_Steps/Libraries/CMSIS/Infineon/XMC1300_series/Include/system_XMC1300.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_i2s.c
    {standard input}:18     .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 $t
    {standard input}:22     .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 XMC_USIC_CH_GetTransmitBufferStatus
    {standard input}:56     .text.XMC_USIC_CH_SetMode:00000000 $t
    {standard input}:60     .text.XMC_USIC_CH_SetMode:00000000 XMC_USIC_CH_SetMode
    {standard input}:99     .text.XMC_I2S_CH_ClearStatusFlag:00000000 $t
    {standard input}:103    .text.XMC_I2S_CH_ClearStatusFlag:00000000 XMC_I2S_CH_ClearStatusFlag
    {standard input}:137    .text.XMC_I2S_CH_Init:00000000 $t
    {standard input}:142    .text.XMC_I2S_CH_Init:00000000 XMC_I2S_CH_Init
    {standard input}:259    .text.XMC_I2S_CH_SetBaudrate:00000000 XMC_I2S_CH_SetBaudrate
    {standard input}:248    .text.XMC_I2S_CH_Init:00000090 $d
    {standard input}:254    .text.XMC_I2S_CH_SetBaudrate:00000000 $t
    {standard input}:326    .text.XMC_I2S_CH_SetSystemWordLength:00000000 $t
    {standard input}:331    .text.XMC_I2S_CH_SetSystemWordLength:00000000 XMC_I2S_CH_SetSystemWordLength
    {standard input}:527    .text.XMC_I2S_CH_SetSystemWordLength:00000120 $d
    {standard input}:532    .text.XMC_I2S_CH_Transmit:00000000 $t
    {standard input}:537    .text.XMC_I2S_CH_Transmit:00000000 XMC_I2S_CH_Transmit
    {standard input}:619    .text.XMC_I2S_CH_GetReceivedData:00000000 $t
    {standard input}:624    .text.XMC_I2S_CH_GetReceivedData:00000000 XMC_I2S_CH_GetReceivedData
    {standard input}:680    .text.XMC_I2S_CH_Stop:00000000 $t
    {standard input}:685    .text.XMC_I2S_CH_Stop:00000000 XMC_I2S_CH_Stop
    {standard input}:742    .text.XMC_I2S_CH_EnableEvent:00000000 $t
    {standard input}:747    .text.XMC_I2S_CH_EnableEvent:00000000 XMC_I2S_CH_EnableEvent
    {standard input}:792    .text.XMC_I2S_CH_EnableEvent:00000034 $d
    {standard input}:797    .text.XMC_I2S_CH_DisableEvent:00000000 $t
    {standard input}:802    .text.XMC_I2S_CH_DisableEvent:00000000 XMC_I2S_CH_DisableEvent
    {standard input}:849    .text.XMC_I2S_CH_DisableEvent:00000038 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_USIC_CH_Enable
XMC_SCU_CLOCK_GetPeripheralClockFrequency
XMC_USIC_CH_SetBaudrate
