
---------- Begin Simulation Statistics ----------
final_tick                               134146075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 513528                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718048                       # Number of bytes of host memory used
host_op_rate                                   785565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   123.53                       # Real time elapsed on the host
host_tick_rate                             1085924235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436879                       # Number of instructions simulated
sim_ops                                      97042207                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134146                       # Number of seconds simulated
sim_ticks                                134146075500                       # Number of ticks simulated
system.cpu.Branches                           7714392                       # Number of branches fetched
system.cpu.committedInsts                    63436879                       # Number of instructions committed
system.cpu.committedOps                      97042207                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        268292151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               268292150.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902181                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234782                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088664                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088664                       # number of integer instructions
system.cpu.num_int_register_reads           214307213                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409624                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879188     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043147                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       136438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        293060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       138353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       153716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       296194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         153716                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35977606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35977606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35977606                       # number of overall hits
system.cpu.dcache.overall_hits::total        35977606                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       153869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         153869                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       153869                       # number of overall misses
system.cpu.dcache.overall_misses::total        153869                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12306093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12306093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12306093000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12306093000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79977.727807                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79977.727807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79977.727807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79977.727807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109566                       # number of writebacks
system.cpu.dcache.writebacks::total            109566                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       153869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       153869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       153869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       153869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12152224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12152224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12152224000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12152224000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004259                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78977.727807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78977.727807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78977.727807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78977.727807                       # average overall mshr miss latency
system.cpu.dcache.replacements                 137485                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26030593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26030593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3657593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3657593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84513.910070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84513.910070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3614315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3614315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83513.910070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83513.910070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9947013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9947013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8648500000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8648500000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78202.566212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78202.566212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8537909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8537909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77202.566212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77202.566212                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         15941.620471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            153869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.819717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data 15941.620471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         5321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3        10608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72416819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72416819                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584524                       # number of overall hits
system.cpu.icache.overall_hits::total        85584524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    312258000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    312258000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    312258000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    312258000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78614.803625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78614.803625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78614.803625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78614.803625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    308286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    308286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    308286000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    308286000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77614.803625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77614.803625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77614.803625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77614.803625                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    312258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    312258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78614.803625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78614.803625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    308286000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    308286000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77614.803625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77614.803625                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.503358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.959718                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.503358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180964                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 134146075500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1199                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1219                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                1199                       # number of overall hits
system.l2.overall_hits::total                    1219                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152670                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156622                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3952                       # number of overall misses
system.l2.overall_misses::.cpu.data            152670                       # number of overall misses
system.l2.overall_misses::total                156622                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    302118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11908821500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12210939500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    302118000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11908821500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12210939500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           153869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157841                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          153869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157841                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.992208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992277                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.992208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992277                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76446.862348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78003.677867                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77964.395168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76446.862348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78003.677867                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77964.395168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107870                       # number of writebacks
system.l2.writebacks::total                    107870                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156622                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    262598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10382121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10644719500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    262598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10382121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10644719500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.992208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.992208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992277                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66446.862348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68003.677867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67964.395168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66446.862348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68003.677867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67964.395168                       # average overall mshr miss latency
system.l2.replacements                         262374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8370204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8370204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75804.710283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75804.710283                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7266024500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7266024500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65804.710283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65804.710283                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    302118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    302118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76446.862348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76446.862348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    262598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    262598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66446.862348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66446.862348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        42252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3538617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3538617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.976293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83750.284010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83750.284010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        42252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        42252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3116097000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3116097000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.976293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.976293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73750.284010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73750.284010                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.677120                       # Cycle average of tags in use
system.l2.tags.total_refs                      268414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    266470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007295                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1800.366324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.106224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2253.204572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.550099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997480                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2815                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    858858                       # Number of tag accesses
system.l2.tags.data_accesses                   858858                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     56738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.153141064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3206                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3206                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              454627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156622                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107870                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51132                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                156622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               107870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.810356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.439960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    213.007992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3196     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3206                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.688085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.672565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              490     15.28%     15.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.62%     15.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2696     84.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3206                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5011904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3451840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  134146001500                       # Total gap between requests
system.mem_ctrls.avgGap                     507183.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4885024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1814656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 942733.505461365567                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36415705.653647691011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 13527462.456402610987                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3952                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107870                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    101263000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4148378250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2681087482500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25623.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27172.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24854801.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4885440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5011904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3451840                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3451840                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3952                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         156622                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107870                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107870                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       942734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36418807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37361540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       942734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       942734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25731949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25731949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25731949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       942734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36418807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        63093489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               156609                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               56708                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3591                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1313222500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             783045000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4249641250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8385.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27135.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              119151                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              49205                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        44955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   303.629496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   181.510456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.892323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        18112     40.29%     40.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6056     13.47%     53.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9736     21.66%     75.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1486      3.31%     78.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1275      2.84%     81.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2040      4.54%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          727      1.62%     87.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1143      2.54%     90.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4380      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        44955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10022976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3629312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               74.716878                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               27.054925                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       154623840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        82176930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      550472580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     145340460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10589017920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19747806180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34882361760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   66151799670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.132575                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  90440518250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4479280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39226277250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       166397700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        88427295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      567715680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     150675300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10589017920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19838530800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34805962080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   66206726775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.542033                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  90221928500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4479280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39444867000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              46204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107870                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110418                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46204                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       449682                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       449682                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 449682                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      8463744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      8463744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8463744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156622                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           508838000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          521777750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110591                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       445223                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                454035                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8429920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8584800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          262374                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3451840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           420215                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.365803                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.481655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 266499     63.42%     63.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 153716     36.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             420215                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 134146075500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          203314000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153869000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
