

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:46:23 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  121|  121|  121|  121|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1   |  120|  120|        12|          -|          -|    10|    no    |
        | + KNNVOTE2  |   10|   10|         2|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.88ns
ST_2: agg_result_V_s [1/1] 0.00ns
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

ST_2: i_val_V [1/1] 0.00ns
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

ST_2: min [1/1] 0.00ns
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

ST_2: exitcond1 [1/1] 1.88ns
:3  %exitcond1 = icmp eq i4 %i_val_V, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_V [1/1] 0.80ns
:5  %i_V = add i4 %i_val_V, 1

ST_2: stg_12 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_2: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

ST_2: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %i_val_V to i7

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_val_V, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
:4  %p_shl_cast = zext i6 %tmp_s to i7

ST_2: tmp_1 [1/1] 1.72ns
:5  %tmp_1 = add i7 %tmp_cast, %p_shl_cast

ST_2: stg_19 [1/1] 1.57ns
:6  br label %3

ST_2: stg_20 [1/1] 0.00ns
:0  ret i4 %agg_result_V_s


 <State 3>: 4.11ns
ST_3: p_1 [1/1] 0.00ns
:0  %p_1 = phi i3 [ 0, %2 ], [ %j_V, %4 ]

ST_3: min_1 [1/1] 0.00ns
:1  %min_1 = phi i9 [ 0, %2 ], [ %sum, %4 ]

ST_3: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %p_1, -3

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: j_V [1/1] 0.80ns
:4  %j_V = add i3 %p_1, 1

ST_3: stg_26 [1/1] 0.00ns
:5  br i1 %exitcond, label %._crit_edge, label %4

ST_3: tmp_7_cast [1/1] 0.00ns
:1  %tmp_7_cast = zext i3 %p_1 to i7

ST_3: tmp_2 [1/1] 1.72ns
:2  %tmp_2 = add i7 %tmp_1, %tmp_7_cast

ST_3: tmp_12_cast [1/1] 0.00ns
:3  %tmp_12_cast = zext i7 %tmp_2 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:4  %knn_set_V_addr = getelementptr [50 x i6]* %knn_set_V, i64 0, i64 %tmp_12_cast

ST_3: knn_set_V_load [2/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_3: min_1_cast [1/1] 0.00ns
._crit_edge:0  %min_1_cast = zext i9 %min_1 to i32

ST_3: tmp_6 [1/1] 2.52ns
._crit_edge:1  %tmp_6 = icmp slt i32 %min_1_cast, %min

ST_3: agg_result_V_0_agg_result_V_s [1/1] 1.37ns
._crit_edge:2  %agg_result_V_0_agg_result_V_s = select i1 %tmp_6, i4 %i_val_V, i4 %agg_result_V_s

ST_3: min_2_min [1/1] 1.37ns
._crit_edge:3  %min_2_min = select i1 %tmp_6, i32 %min_1_cast, i32 %min

ST_3: empty_4 [1/1] 0.00ns
._crit_edge:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_9)

ST_3: stg_37 [1/1] 0.00ns
._crit_edge:5  br label %1


 <State 4>: 4.23ns
ST_4: stg_38 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

ST_4: knn_set_V_load [1/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_4: tmp_8_cast [1/1] 0.00ns
:6  %tmp_8_cast = zext i6 %knn_set_V_load to i9

ST_4: sum [1/1] 1.84ns
:7  %sum = add i9 %min_1, %tmp_8_cast

ST_4: stg_42 [1/1] 0.00ns
:8  br label %3



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
