-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.62 Production Release                         
-- Build Date:                  Wed Nov 23 15:08:20 PST 2011                        
                                                                                    
-- Generated by:                xph3seiaba@cimeld20                                 
-- Generated date:              Fri Oct 24 14:34:34 CEST 2014                       

Solution Settings: lab1.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/lab1.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /lab1/core                         11       1          2            0  0          
    Design Total:                      11       1          2            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Stratix-II-3_beh_psr]                                                    
    mgc_add(32,0,32,0,32)                      33.023     33.023 1.654          8           8 
    mgc_mux(256,1,2)                          198.344    198.344 0.231          0           1 
    mgc_reg_pos(256,0,0,1,1,0,0)                0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                         
    mgc_in_wire(1,256)                          0.000      0.000 0.000          1           1 
    mgc_in_wire(2,256)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,256)                       0.000      0.000 0.000          1           1 
                                                                                              
    TOTAL AREA (After Assignment):            462.527    463.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    264.2          462.5           462.5        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            264.2 (100%)   462.5 (100%)    462.5 (100%) 
      MUX:                 0.0          198.3  (43%)    198.3  (43%) 
      FUNC:              264.2 (100%)   264.2  (57%)    264.2  (57%) 
      LOGIC:               0.0            0.0             0.0        
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register               Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------- ---------- -------------- ----------- -----------------------------------------------------
    c:rsc:mgc_out_stdreg.d        256                            c:rsc:mgc_out_stdreg.d                                
                                                                                                                       
    Total:                        256              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  1.884911
      Slack:      8.115089
      
      Path                                       Startpoint                    Endpoint                              Delay  Slack  
      ------------------------------------------ ----------------------------- ------------------------------------- ------ ------
      1                                          lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                           0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                       0.0000 0.0000 
        lab1:core/ACC-8:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-8:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      2                                          lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#1                                                                         0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#1.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-7:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-7:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      3                                          lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#4                                                                         0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#4.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-4:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-4:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      4                                          lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#5                                                                         0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#5.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-3:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-3:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      5                                          lab1:core/b:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/b:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)                                                                           0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d).itm                                                                       0.0000 0.0000 
        lab1:core/ACC-8:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-8:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      6                                          lab1:core/b:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/b:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#1                                                                         0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#1.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-7:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-7:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      7                                          lab1:core/b:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/b:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#4                                                                         0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#4.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-4:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-4:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      8                                          lab1:core/b:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/b:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#5                                                                         0.0000 0.0000 
        lab1:core/slc(b:rsc:mgc_in_wire.d)#5.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-3:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-3:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      9                                          lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#7                                                                         0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#7.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-1:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-1:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      10                                         lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 1.8849 8.1151 
                                                                                                                                   
        Instance                                 Component                                                           Delta  Delay  
        --------                                 ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#2                                                                         0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#2.itm                                                                     0.0000 0.0000 
        lab1:core/ACC-6:acc#4                    mgc_add_32_0_32_0_32                                                1.6544 1.6544 
        lab1:core/ACC-6:acc#4.itm                                                                                    0.0000 1.6544 
        lab1:core/ACC:conc#6                                                                                         0.0000 1.6544 
        lab1:core/ACC:conc#6.itm                                                                                     0.0000 1.6544 
        lab1:core/mux                            mgc_mux_256_1_2                                                     0.2305 1.8849 
        lab1:core/mux.itm                                                                                            0.0000 1.8849 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)    mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 1.8849 
                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                              Port      Slack (Delay) Messages 
      ------------------------------------- ------- ------- ------- --------
      lab1:core/reg(c:rsc:mgc_out_stdreg.d) mux.itm  8.1151  1.8849          
      lab1                                  c:rsc.z 10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     8 
    mux                          
    -                    1     1 
    read_port                    
    -                  256     2 
    reg                          
    -                  256     1 
    write_port                   
    -                  256     1 
    
  End of Report
