{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 22:27:32 2013 " "Info: Processing started: Mon Nov 18 22:27:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output input\[29\] clock 4.854 ns register " "Info: tsu for register \"reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output\" (data pin = \"input\[29\]\", clock pin = \"clock\") is 4.854 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.157 ns + Longest pin register " "Info: + Longest pin to register delay is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns input\[29\] 1 PIN PIN_AE25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_AE25; Fanout = 2; PIN Node = 'input\[29\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[29] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.850 ns) + CELL(0.413 ns) 7.157 ns reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output 2 REG LCFF_X64_Y10_N25 4 " "Info: 2: + IC(5.850 ns) + CELL(0.413 ns) = 7.157 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 4; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.263 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 18.26 % ) " "Info: Total cell delay = 1.307 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 81.74 % ) " "Info: Total interconnect delay = 5.850 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { input[29] {} input[29]~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 0.894ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.265 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.602 ns) 2.265 ns reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output 2 REG LCFF_X64_Y10_N25 4 " "Info: 2: + IC(0.779 ns) + CELL(0.602 ns) = 2.265 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 4; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:29:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 65.61 % ) " "Info: Total cell delay = 1.486 ns ( 65.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.779 ns ( 34.39 % ) " "Info: Total interconnect delay = 0.779 ns ( 34.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 0.779ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { input[29] reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { input[29] {} input[29]~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 0.894ns 0.413ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { clock reg_32:shadow_latch|dflipflop:\G1:29:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.265 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:29:d|output {} } { 0.000ns 0.000ns 0.779ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock error razor_dflipflop:\\G1:12:d\|output 32.993 ns register " "Info: tco from clock \"clock\" to destination pin \"error\" through register \"razor_dflipflop:\\G1:12:d\|output\" is 32.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.005 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.602 ns) 3.005 ns razor_dflipflop:\\G1:12:d\|output 2 REG LCFF_X64_Y17_N11 6 " "Info: 2: + IC(1.519 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X64_Y17_N11; Fanout = 6; REG Node = 'razor_dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 49.45 % ) " "Info: Total cell delay = 1.486 ns ( 49.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.519 ns ( 50.55 % ) " "Info: Total interconnect delay = 1.519 ns ( 50.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { clock {} clock~combout {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.711 ns + Longest register pin " "Info: + Longest register to pin delay is 29.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_dflipflop:\\G1:12:d\|output 1 REG LCFF_X64_Y17_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y17_N11; Fanout = 6; REG Node = 'razor_dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.545 ns) 2.106 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:12:G1:G3:halfadder1\|sum 2 COMB LCCOMB_X64_Y14_N22 7 " "Info: 2: + IC(1.561 ns) + CELL(0.545 ns) = 2.106 ns; Loc. = LCCOMB_X64_Y14_N22; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:12:G1:G3:halfadder1\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { razor_dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.322 ns) 3.983 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:9:G2:halfadder3\|carryout~3 3 COMB LCCOMB_X61_Y16_N12 1 " "Info: 3: + IC(1.555 ns) + CELL(0.322 ns) = 3.983 ns; Loc. = LCCOMB_X61_Y16_N12; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.512 ns) 4.808 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:9:G2:halfadder3\|carryout 4 COMB LCCOMB_X61_Y16_N22 5 " "Info: 4: + IC(0.313 ns) + CELL(0.512 ns) = 4.808 ns; Loc. = LCCOMB_X61_Y16_N22; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.544 ns) 6.542 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:7:G2:halfadder3\|carryout~2 5 COMB LCCOMB_X60_Y15_N24 6 " "Info: 5: + IC(1.190 ns) + CELL(0.544 ns) = 6.542 ns; Loc. = LCCOMB_X60_Y15_N24; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:7:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.455 ns) 7.907 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:7:G2:halfadder3\|carryout~3 6 COMB LCCOMB_X60_Y16_N8 2 " "Info: 6: + IC(0.910 ns) + CELL(0.455 ns) = 7.907 ns; Loc. = LCCOMB_X60_Y16_N8; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:7:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 8.528 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:7:G2:halfadder3\|sum~5 7 COMB LCCOMB_X60_Y16_N10 8 " "Info: 7: + IC(0.299 ns) + CELL(0.322 ns) = 8.528 ns; Loc. = LCCOMB_X60_Y16_N10; Fanout = 8; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:7:G2:halfadder3\|sum~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.521 ns) 10.195 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:6:G2:halfadder3\|sum~3 8 COMB LCCOMB_X59_Y15_N18 8 " "Info: 8: + IC(1.146 ns) + CELL(0.521 ns) = 10.195 ns; Loc. = LCCOMB_X59_Y15_N18; Fanout = 8; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.451 ns) 10.966 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:4:G2:halfadder3\|carryout~2 9 COMB LCCOMB_X59_Y15_N12 6 " "Info: 9: + IC(0.320 ns) + CELL(0.451 ns) = 10.966 ns; Loc. = LCCOMB_X59_Y15_N12; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:4:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.178 ns) 12.005 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~6 10 COMB LCCOMB_X59_Y16_N0 1 " "Info: 10: + IC(0.861 ns) + CELL(0.178 ns) = 12.005 ns; Loc. = LCCOMB_X59_Y16_N0; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.544 ns) 13.442 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~4 11 COMB LCCOMB_X59_Y18_N24 1 " "Info: 11: + IC(0.893 ns) + CELL(0.544 ns) = 13.442 ns; Loc. = LCCOMB_X59_Y18_N24; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.177 ns) 14.522 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~5 12 COMB LCCOMB_X59_Y15_N22 2 " "Info: 12: + IC(0.903 ns) + CELL(0.177 ns) = 14.522 ns; Loc. = LCCOMB_X59_Y15_N22; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:3:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.322 ns) 16.010 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:3:G2:halfadder3\|carryout~2 13 COMB LCCOMB_X59_Y18_N12 3 " "Info: 13: + IC(1.166 ns) + CELL(0.322 ns) = 16.010 ns; Loc. = LCCOMB_X59_Y18_N12; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:3:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.322 ns) 16.858 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:3:G2:halfadder3\|carryout~3 14 COMB LCCOMB_X58_Y18_N2 2 " "Info: 14: + IC(0.526 ns) + CELL(0.322 ns) = 16.858 ns; Loc. = LCCOMB_X58_Y18_N2; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.544 ns) 18.299 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:3:G2:halfadder3\|carryout~2 15 COMB LCCOMB_X57_Y20_N0 2 " "Info: 15: + IC(0.897 ns) + CELL(0.544 ns) = 18.299 ns; Loc. = LCCOMB_X57_Y20_N0; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:3:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 18.773 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:3:G2:halfadder3\|carryout~3 16 COMB LCCOMB_X57_Y20_N22 2 " "Info: 16: + IC(0.296 ns) + CELL(0.178 ns) = 18.773 ns; Loc. = LCCOMB_X57_Y20_N22; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.322 ns) 19.932 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout 17 COMB LCCOMB_X55_Y20_N16 3 " "Info: 17: + IC(0.837 ns) + CELL(0.322 ns) = 19.932 ns; Loc. = LCCOMB_X55_Y20_N16; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.521 ns) 21.014 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:3:G2:halfadder3\|carryout 18 COMB LCCOMB_X56_Y20_N24 4 " "Info: 18: + IC(0.561 ns) + CELL(0.521 ns) = 21.014 ns; Loc. = LCCOMB_X56_Y20_N24; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:10:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.544 ns) 21.911 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout 19 COMB LCCOMB_X56_Y20_N12 1 " "Info: 19: + IC(0.353 ns) + CELL(0.544 ns) = 21.911 ns; Loc. = LCCOMB_X56_Y20_N12; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 22.379 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum 20 COMB LCCOMB_X56_Y20_N22 3 " "Info: 20: + IC(0.290 ns) + CELL(0.178 ns) = 22.379 ns; Loc. = LCCOMB_X56_Y20_N22; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.521 ns) 23.224 ns comparator_32:comparator\|not_equal~3 21 COMB LCCOMB_X56_Y20_N30 1 " "Info: 21: + IC(0.324 ns) + CELL(0.521 ns) = 23.224 ns; Loc. = LCCOMB_X56_Y20_N30; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|not_equal~3 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 24.040 ns comparator_32:comparator\|not_equal~19 22 COMB LCCOMB_X56_Y20_N6 1 " "Info: 22: + IC(0.295 ns) + CELL(0.521 ns) = 24.040 ns; Loc. = LCCOMB_X56_Y20_N6; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~19'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { comparator_32:comparator|not_equal~3 comparator_32:comparator|not_equal~19 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.521 ns) 25.439 ns comparator_32:comparator\|not_equal~20 23 COMB LCCOMB_X57_Y22_N24 1 " "Info: 23: + IC(0.878 ns) + CELL(0.521 ns) = 25.439 ns; Loc. = LCCOMB_X57_Y22_N24; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~20'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { comparator_32:comparator|not_equal~19 comparator_32:comparator|not_equal~20 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(2.860 ns) 29.711 ns error 24 PIN PIN_H25 0 " "Info: 24: + IC(1.412 ns) + CELL(2.860 ns) = 29.711 ns; Loc. = PIN_H25; Fanout = 0; PIN Node = 'error'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.925 ns ( 40.14 % ) " "Info: Total cell delay = 11.925 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.786 ns ( 59.86 % ) " "Info: Total interconnect delay = 17.786 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.711 ns" { razor_dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|not_equal~3 comparator_32:comparator|not_equal~19 comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.711 ns" { razor_dflipflop:\G1:12:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|not_equal~3 {} comparator_32:comparator|not_equal~19 {} comparator_32:comparator|not_equal~20 {} error {} } { 0.000ns 1.561ns 1.555ns 0.313ns 1.190ns 0.910ns 0.299ns 1.146ns 0.320ns 0.861ns 0.893ns 0.903ns 1.166ns 0.526ns 0.897ns 0.296ns 0.837ns 0.561ns 0.353ns 0.290ns 0.324ns 0.295ns 0.878ns 1.412ns } { 0.000ns 0.545ns 0.322ns 0.512ns 0.544ns 0.455ns 0.322ns 0.521ns 0.451ns 0.178ns 0.544ns 0.177ns 0.322ns 0.322ns 0.544ns 0.178ns 0.322ns 0.521ns 0.544ns 0.178ns 0.521ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { clock razor_dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { clock {} clock~combout {} razor_dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.711 ns" { razor_dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum comparator_32:comparator|not_equal~3 comparator_32:comparator|not_equal~19 comparator_32:comparator|not_equal~20 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.711 ns" { razor_dflipflop:\G1:12:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|sum~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|not_equal~3 {} comparator_32:comparator|not_equal~19 {} comparator_32:comparator|not_equal~20 {} error {} } { 0.000ns 1.561ns 1.555ns 0.313ns 1.190ns 0.910ns 0.299ns 1.146ns 0.320ns 0.861ns 0.893ns 0.903ns 1.166ns 0.526ns 0.897ns 0.296ns 0.837ns 0.561ns 0.353ns 0.290ns 0.324ns 0.295ns 0.878ns 1.412ns } { 0.000ns 0.545ns 0.322ns 0.512ns 0.544ns 0.455ns 0.322ns 0.521ns 0.451ns 0.178ns 0.544ns 0.177ns 0.322ns 0.322ns 0.544ns 0.178ns 0.322ns 0.521ns 0.544ns 0.178ns 0.521ns 0.521ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "razor_dflipflop:\\G1:0:d\|output input\[0\] clock -0.996 ns register " "Info: th for register \"razor_dflipflop:\\G1:0:d\|output\" (data pin = \"input\[0\]\", clock pin = \"clock\") is -0.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.602 ns) 2.909 ns razor_dflipflop:\\G1:0:d\|output 2 REG LCFF_X62_Y12_N9 3 " "Info: 2: + IC(1.423 ns) + CELL(0.602 ns) = 2.909 ns; Loc. = LCFF_X62_Y12_N9; Fanout = 3; REG Node = 'razor_dflipflop:\\G1:0:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { clock razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 51.08 % ) " "Info: Total cell delay = 1.486 ns ( 51.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 48.92 % ) " "Info: Total interconnect delay = 1.423 ns ( 48.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clock razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clock {} clock~combout {} razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 1.423ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.191 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns input\[0\] 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'input\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.762 ns) + CELL(0.413 ns) 4.191 ns razor_dflipflop:\\G1:0:d\|output 2 REG LCFF_X62_Y12_N9 3 " "Info: 2: + IC(2.762 ns) + CELL(0.413 ns) = 4.191 ns; Loc. = LCFF_X62_Y12_N9; Fanout = 3; REG Node = 'razor_dflipflop:\\G1:0:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { input[0] razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 34.10 % ) " "Info: Total cell delay = 1.429 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.762 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.762 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { input[0] razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.191 ns" { input[0] {} input[0]~combout {} razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 2.762ns } { 0.000ns 1.016ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clock razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clock {} clock~combout {} razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 1.423ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { input[0] razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.191 ns" { input[0] {} input[0]~combout {} razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 2.762ns } { 0.000ns 1.016ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 22:27:32 2013 " "Info: Processing ended: Mon Nov 18 22:27:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
