# Hi, I'm Nizar ğŸ‘‹

I'm a Computer Engineering student at McGill University interested in embedded systems, electronics design, and FPGA development. I enjoy working across the stackâ€”from designing PCBs and writing low-level firmware to experimenting with VHDL architectures and building real-time embedded applications.

### ğŸ”§ What I work with
- **Embedded Systems:** ESP32, STM32, FreeRTOS, ESP-IDF, C/C++
- **Electronics:** Altium Designer, PCB design, sensors & hardware interfaces (IÂ²C, SPI, DMA)
- **Digital Design:** VHDL, RISC-V, FPGA projects on Basys-3 & Cyclone V
- **Software:** Python tooling, data visualization, automation scripts

### ğŸ“Œ Highlights
- Designed ESP32-S3 sensor PCBs and firmware during my biomedical electronics internship.  
- Built a pre-concentrator PCB and multi-threaded testing pipelines at Noze (Stratuscent).  
- Improved RF modulation-recognition CNN models at INRS, reducing parameters by 80 % with increased accuracy.  
- Created multiple FPGA projects including a pipelined RISC-V CPU and VGA-based systems.

### ğŸš€ What Iâ€™m exploring
- Advanced embedded systems and low-power architectures  
- Hardware-accelerated AI and near-sensor processing  
- More FPGA/SoC-based system design  

### ğŸ—‚ï¸ Projects
Here are some of my featured works:  
- [fpga_sensor](https://github.com/justsom1-nizar/fpga_sensor) â€” FPGA-based sensor interfacing and system design (VHDL)  
- [Game_of_life](https://github.com/justsom1-nizar/Game_of_life) â€” Conwayâ€™s Game of Life implemented in VHDL with VGA output  
- [RISCV_pipilined_cpu](https://github.com/justsom1-nizar/RISCV_pipilined_cpu) â€” Five-stage pipelined RISC-V CPU implementation in VHDL, including hazard handling and testbenches  

### ğŸ“« Connect
- **LinkedIn:** https://www.linkedin.com/in/nizar-kheireddine  
- **GitHub:** https://github.com/justsom1-nizar  

Thanks for visiting!
