// Seed: 2788990207
module module_0 ();
  always @(*) {1, id_1} <= ~id_1;
  assign module_2.type_10 = 0;
  wire id_2;
  assign module_1.type_0 = 0;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  logic id_2
);
  always @(id_2 !== 1 or posedge 1'h0 && 1 == id_1 && id_2 < id_2) begin : LABEL_0
    id_0 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  wand id_4;
  assign id_4 = ~id_4;
  wire id_5;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
