static u32\r\ngk20a_instobj_rd32(struct nvkm_object *object, u64 offset)\r\n{\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(object);\r\nstruct gk20a_instobj_priv *node = (void *)object;\r\nunsigned long flags;\r\nu64 base = (node->mem->offset + offset) & 0xffffff00000ULL;\r\nu64 addr = (node->mem->offset + offset) & 0x000000fffffULL;\r\nu32 data;\r\nspin_lock_irqsave(&priv->lock, flags);\r\nif (unlikely(priv->addr != base)) {\r\nnv_wr32(priv, 0x001700, base >> 16);\r\npriv->addr = base;\r\n}\r\ndata = nv_rd32(priv, 0x700000 + addr);\r\nspin_unlock_irqrestore(&priv->lock, flags);\r\nreturn data;\r\n}\r\nstatic void\r\ngk20a_instobj_wr32(struct nvkm_object *object, u64 offset, u32 data)\r\n{\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(object);\r\nstruct gk20a_instobj_priv *node = (void *)object;\r\nunsigned long flags;\r\nu64 base = (node->mem->offset + offset) & 0xffffff00000ULL;\r\nu64 addr = (node->mem->offset + offset) & 0x000000fffffULL;\r\nspin_lock_irqsave(&priv->lock, flags);\r\nif (unlikely(priv->addr != base)) {\r\nnv_wr32(priv, 0x001700, base >> 16);\r\npriv->addr = base;\r\n}\r\nnv_wr32(priv, 0x700000 + addr, data);\r\nspin_unlock_irqrestore(&priv->lock, flags);\r\n}\r\nstatic void\r\ngk20a_instobj_dtor_dma(struct gk20a_instobj_priv *_node)\r\n{\r\nstruct gk20a_instobj_dma *node = (void *)_node;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(node);\r\nstruct device *dev = nv_device_base(nv_device(priv));\r\nif (unlikely(!node->cpuaddr))\r\nreturn;\r\ndma_free_attrs(dev, _node->mem->size << PAGE_SHIFT, node->cpuaddr,\r\nnode->handle, &priv->attrs);\r\n}\r\nstatic void\r\ngk20a_instobj_dtor_iommu(struct gk20a_instobj_priv *_node)\r\n{\r\nstruct gk20a_instobj_iommu *node = (void *)_node;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(node);\r\nstruct nvkm_mm_node *r;\r\nint i;\r\nif (unlikely(list_empty(&_node->mem->regions)))\r\nreturn;\r\nr = list_first_entry(&_node->mem->regions, struct nvkm_mm_node,\r\nrl_entry);\r\nr->offset &= ~BIT(34 - priv->iommu_pgshift);\r\nfor (i = 0; i < _node->mem->size; i++) {\r\niommu_unmap(priv->domain,\r\n(r->offset + i) << priv->iommu_pgshift, PAGE_SIZE);\r\n__free_page(node->pages[i]);\r\n}\r\nmutex_lock(priv->mm_mutex);\r\nnvkm_mm_free(priv->mm, &r);\r\nmutex_unlock(priv->mm_mutex);\r\n}\r\nstatic void\r\ngk20a_instobj_dtor(struct nvkm_object *object)\r\n{\r\nstruct gk20a_instobj_priv *node = (void *)object;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(node);\r\nif (priv->domain)\r\ngk20a_instobj_dtor_iommu(node);\r\nelse\r\ngk20a_instobj_dtor_dma(node);\r\nnvkm_instobj_destroy(&node->base);\r\n}\r\nstatic int\r\ngk20a_instobj_ctor_dma(struct nvkm_object *parent, struct nvkm_object *engine,\r\nstruct nvkm_oclass *oclass, u32 npages, u32 align,\r\nstruct gk20a_instobj_priv **_node)\r\n{\r\nstruct gk20a_instobj_dma *node;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(parent);\r\nstruct device *dev = nv_device_base(nv_device(parent));\r\nint ret;\r\nret = nvkm_instobj_create_(parent, engine, oclass, sizeof(*node),\r\n(void **)&node);\r\n*_node = &node->base;\r\nif (ret)\r\nreturn ret;\r\nnode->cpuaddr = dma_alloc_attrs(dev, npages << PAGE_SHIFT,\r\n&node->handle, GFP_KERNEL,\r\n&priv->attrs);\r\nif (!node->cpuaddr) {\r\nnv_error(priv, "cannot allocate DMA memory\n");\r\nreturn -ENOMEM;\r\n}\r\nif (unlikely(node->handle & (align - 1)))\r\nnv_warn(priv, "memory not aligned as requested: %pad (0x%x)\n",\r\n&node->handle, align);\r\nnode->r.type = 12;\r\nnode->r.offset = node->handle >> 12;\r\nnode->r.length = (npages << PAGE_SHIFT) >> 12;\r\nnode->base._mem.offset = node->handle;\r\nINIT_LIST_HEAD(&node->base._mem.regions);\r\nlist_add_tail(&node->r.rl_entry, &node->base._mem.regions);\r\nreturn 0;\r\n}\r\nstatic int\r\ngk20a_instobj_ctor_iommu(struct nvkm_object *parent, struct nvkm_object *engine,\r\nstruct nvkm_oclass *oclass, u32 npages, u32 align,\r\nstruct gk20a_instobj_priv **_node)\r\n{\r\nstruct gk20a_instobj_iommu *node;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(parent);\r\nstruct nvkm_mm_node *r;\r\nint ret;\r\nint i;\r\nret = nvkm_instobj_create_(parent, engine, oclass,\r\nsizeof(*node) + sizeof(node->pages[0]) * npages,\r\n(void **)&node);\r\n*_node = &node->base;\r\nif (ret)\r\nreturn ret;\r\nfor (i = 0; i < npages; i++) {\r\nstruct page *p = alloc_page(GFP_KERNEL);\r\nif (p == NULL) {\r\nret = -ENOMEM;\r\ngoto free_pages;\r\n}\r\nnode->pages[i] = p;\r\n}\r\nmutex_lock(priv->mm_mutex);\r\nret = nvkm_mm_head(priv->mm, 0, 1, npages, npages,\r\nalign >> priv->iommu_pgshift, &r);\r\nmutex_unlock(priv->mm_mutex);\r\nif (ret) {\r\nnv_error(priv, "virtual space is full!\n");\r\ngoto free_pages;\r\n}\r\nfor (i = 0; i < npages; i++) {\r\nstruct page *p = node->pages[i];\r\nu32 offset = (r->offset + i) << priv->iommu_pgshift;\r\nret = iommu_map(priv->domain, offset, page_to_phys(p),\r\nPAGE_SIZE, IOMMU_READ | IOMMU_WRITE);\r\nif (ret < 0) {\r\nnv_error(priv, "IOMMU mapping failure: %d\n", ret);\r\nwhile (i-- > 0) {\r\noffset -= PAGE_SIZE;\r\niommu_unmap(priv->domain, offset, PAGE_SIZE);\r\n}\r\ngoto release_area;\r\n}\r\n}\r\nr->offset |= BIT(34 - priv->iommu_pgshift);\r\nnode->base._mem.offset = ((u64)r->offset) << priv->iommu_pgshift;\r\nINIT_LIST_HEAD(&node->base._mem.regions);\r\nlist_add_tail(&r->rl_entry, &node->base._mem.regions);\r\nreturn 0;\r\nrelease_area:\r\nmutex_lock(priv->mm_mutex);\r\nnvkm_mm_free(priv->mm, &r);\r\nmutex_unlock(priv->mm_mutex);\r\nfree_pages:\r\nfor (i = 0; i < npages && node->pages[i] != NULL; i++)\r\n__free_page(node->pages[i]);\r\nreturn ret;\r\n}\r\nstatic int\r\ngk20a_instobj_ctor(struct nvkm_object *parent, struct nvkm_object *engine,\r\nstruct nvkm_oclass *oclass, void *data, u32 _size,\r\nstruct nvkm_object **pobject)\r\n{\r\nstruct nvkm_instobj_args *args = data;\r\nstruct gk20a_instmem_priv *priv = (void *)nvkm_instmem(parent);\r\nstruct gk20a_instobj_priv *node;\r\nu32 size, align;\r\nint ret;\r\nnv_debug(parent, "%s (%s): size: %x align: %x\n", __func__,\r\npriv->domain ? "IOMMU" : "DMA", args->size, args->align);\r\nsize = max(roundup(args->size, PAGE_SIZE), PAGE_SIZE);\r\nalign = max(roundup(args->align, PAGE_SIZE), PAGE_SIZE);\r\nif (priv->domain)\r\nret = gk20a_instobj_ctor_iommu(parent, engine, oclass,\r\nsize >> PAGE_SHIFT, align, &node);\r\nelse\r\nret = gk20a_instobj_ctor_dma(parent, engine, oclass,\r\nsize >> PAGE_SHIFT, align, &node);\r\n*pobject = nv_object(node);\r\nif (ret)\r\nreturn ret;\r\nnode->mem = &node->_mem;\r\nnode->mem->size = size >> 12;\r\nnode->mem->memtype = 0;\r\nnode->mem->page_shift = 12;\r\nnode->base.addr = node->mem->offset;\r\nnode->base.size = size;\r\nnv_debug(parent, "alloc size: 0x%x, align: 0x%x, gaddr: 0x%llx\n",\r\nsize, align, node->mem->offset);\r\nreturn 0;\r\n}\r\nstatic int\r\ngk20a_instmem_fini(struct nvkm_object *object, bool suspend)\r\n{\r\nstruct gk20a_instmem_priv *priv = (void *)object;\r\npriv->addr = ~0ULL;\r\nreturn nvkm_instmem_fini(&priv->base, suspend);\r\n}\r\nstatic int\r\ngk20a_instmem_ctor(struct nvkm_object *parent, struct nvkm_object *engine,\r\nstruct nvkm_oclass *oclass, void *data, u32 size,\r\nstruct nvkm_object **pobject)\r\n{\r\nstruct gk20a_instmem_priv *priv;\r\nstruct nouveau_platform_device *plat;\r\nint ret;\r\nret = nvkm_instmem_create(parent, engine, oclass, &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\nspin_lock_init(&priv->lock);\r\nplat = nv_device_to_platform(nv_device(parent));\r\nif (plat->gpu->iommu.domain) {\r\npriv->domain = plat->gpu->iommu.domain;\r\npriv->mm = plat->gpu->iommu.mm;\r\npriv->iommu_pgshift = plat->gpu->iommu.pgshift;\r\npriv->mm_mutex = &plat->gpu->iommu.mutex;\r\nnv_info(priv, "using IOMMU\n");\r\n} else {\r\ninit_dma_attrs(&priv->attrs);\r\ndma_set_attr(DMA_ATTR_NON_CONSISTENT, &priv->attrs);\r\ndma_set_attr(DMA_ATTR_WEAK_ORDERING, &priv->attrs);\r\ndma_set_attr(DMA_ATTR_WRITE_COMBINE, &priv->attrs);\r\ndma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &priv->attrs);\r\nnv_info(priv, "using DMA API\n");\r\n}\r\nreturn 0;\r\n}
