// Seed: 410161869
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    output logic id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri id_9,
    output wire id_10,
    input wor id_11,
    output wire id_12,
    input supply0 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_12,
      id_3
  );
  logic id_16;
  initial id_6 = -1'b0;
endmodule
