<stg><name>compute_result<16, 10, 45, 22, 48, 16></name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %i3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i3

]]></Node>
<StgValue><ssdm name="i3_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %i2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i2

]]></Node>
<StgValue><ssdm name="i2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %i1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i1

]]></Node>
<StgValue><ssdm name="i1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %i0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i0

]]></Node>
<StgValue><ssdm name="i0_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %fracJ_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fracJ

]]></Node>
<StgValue><ssdm name="fracJ_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %fracI_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fracI

]]></Node>
<StgValue><ssdm name="fracI_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %tmp = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %fracI_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="36" op_0_bw="36" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i18.i18, i18 %tmp, i18

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %fracJ_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="36" op_0_bw="36" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9 %shl_ln728_8 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i18.i18, i18 %tmp_s, i18

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="71" op_0_bw="36">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %sext_ln1118 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="71" op_0_bw="36">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11 %sext_ln1118_12 = sext i36 %shl_ln728_8

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12 %r_V = mul i71 %sext_ln1118, i71 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="36" op_0_bw="36" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13 %fij_V = partselect i36 @_ssdm_op_PartSelect.i36.i71.i32.i32, i71 %r_V, i32, i32

]]></Node>
<StgValue><ssdm name="fij_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14 %p3_V = partselect i18 @_ssdm_op_PartSelect.i18.i71.i32.i32, i71 %r_V, i32, i32

]]></Node>
<StgValue><ssdm name="p3_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15 %ret_V = sub i36 %shl_ln, i36 %fij_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16 %p2_V = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %ret_V, i32, i32

]]></Node>
<StgValue><ssdm name="p2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17 %ret_V_5 = sub i36 %shl_ln728_8, i36 %fij_V

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %p1_V = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %ret_V_5, i32, i32

]]></Node>
<StgValue><ssdm name="p1_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:30 %sext_ln1192_2 = sext i16 %i1_read

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:31 %sext_ln1192_3 = sext i18 %p1_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:32 %mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:33 %sext_ln1192_4 = sext i16 %i2_read

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:34 %sext_ln1192_5 = sext i18 %p2_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:35 %mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %sext_ln1193 = sext i18 %p1_V

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="21" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:20 %sext_ln1193_1 = sext i18 %p2_V

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:21 %sext_ln1193_2 = sext i18 %p3_V

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:22 %sub_ln1193 = sub i19, i19 %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:23 %zext_ln1193 = zext i19 %sub_ln1193

]]></Node>
<StgValue><ssdm name="zext_ln1193"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:24 %sub_ln1193_4 = sub i20 %zext_ln1193, i20 %sext_ln1193

]]></Node>
<StgValue><ssdm name="sub_ln1193_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:25 %sext_ln703 = sext i20 %sub_ln1193_4

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:26 %p0_V = sub i21 %sext_ln703, i21 %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="p0_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:27 %sext_ln1192 = sext i16 %i0_read

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:28 %sext_ln1192_1 = sext i21 %p0_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:29 %mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:32 %mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:35 %mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:36 %sext_ln1192_6 = sext i16 %i3_read

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:37 %sext_ln1192_7 = sext i18 %p3_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:38 %mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:29 %mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:32 %mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:35 %mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:38 %mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:29 %mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:32 %mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:35 %mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:38 %mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:39 %add_ln1192 = add i32 %mul_ln1192_1, i32 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:40 %add_ln1192_1 = add i32 %mul_ln1192_2, i32 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:39 %add_ln1192 = add i32 %mul_ln1192_1, i32 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:40 %add_ln1192_1 = add i32 %mul_ln1192_2, i32 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:41 %ret_V_6 = add i32 %add_ln1192_1, i32 %add_ln1192

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:42 %this_V_write_assign = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_6, i32, i32

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi18ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi45ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:43 %ret_ln81 = ret i15 %this_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
