Analysis & Synthesis report for harness
Mon Mar 30 22:43:03 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (No Restructuring Performed)
 12. Port Connectivity Checks: "cpu:DUT"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 30 22:43:03 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; harness                                     ;
; Top-level Entity Name           ; harness                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 310                                         ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 83                                          ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; harness            ; harness            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/regfile.sv  ;         ;
; fetch.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/fetch.sv    ;         ;
; execute.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/execute.sv  ;         ;
; decode.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/decode.sv   ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv ;         ;
; cpu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv      ;         ;
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv  ;         ;
; access.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/access.sv   ;         ;
; harness.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv  ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 233       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 144       ;
;     -- 7 input functions                    ; 64        ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 16        ;
;     -- 4 input functions                    ; 46        ;
;     -- <=3 input functions                  ; 18        ;
;                                             ;           ;
; Dedicated logic registers                   ; 310       ;
;                                             ;           ;
; Virtual pins                                ; 83        ;
; I/O pins                                    ; 2         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 310       ;
; Total fan-out                               ; 1863      ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                     ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-------------+--------------+
; |harness                   ; 144 (0)             ; 310 (81)                  ; 0                 ; 0          ; 2    ; 83           ; |harness                                ; harness     ; work         ;
;    |cpu:DUT|               ; 144 (0)             ; 229 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT                        ; cpu         ; work         ;
;       |control:cp|         ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT|control:cp             ; control     ; work         ;
;          |access:ac|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT|control:cp|access:ac   ; access      ; work         ;
;          |execute:ex|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT|control:cp|execute:ex  ; execute     ; work         ;
;       |datapath:dp|        ; 138 (66)            ; 229 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT|datapath:dp            ; datapath    ; work         ;
;          |regfile:rf|      ; 72 (72)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |harness|cpu:DUT|datapath:dp|regfile:rf ; regfile     ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; o_pc_rd~reg0                          ; Stuck at VCC due to stuck port data_in ;
; cpu:DUT|datapath:dp|r_pc[0]           ; Stuck at GND due to stuck port data_in ;
; o_pc_addr[0]~reg0                     ; Stuck at GND due to stuck port data_in ;
; cpu:DUT|datapath:dp|r_ir_ex[3]        ; Stuck at GND due to stuck port data_in ;
; cpu:DUT|datapath:dp|r_ir_ac[3]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+--------------------------------+---------------------------+----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------+---------------------------+----------------------------------------+
; cpu:DUT|datapath:dp|r_pc[0]    ; Stuck at GND              ; o_pc_addr[0]~reg0                      ;
;                                ; due to stuck port data_in ;                                        ;
; cpu:DUT|datapath:dp|r_ir_ex[3] ; Stuck at GND              ; cpu:DUT|datapath:dp|r_ir_ac[3]         ;
;                                ; due to stuck port data_in ;                                        ;
+--------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 310   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 229   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |harness|cpu:DUT|datapath:dp|r_rf_ry[0] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |harness|cpu:DUT|datapath:dp|r_rf_rx[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |harness|cpu:DUT|datapath:dp|Mux15      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |harness|cpu:DUT|datapath:dp|Mux7       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "cpu:DUT"                    ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; o_tb_regs ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 310                         ;
;     CLR               ; 31                          ;
;     ENA CLR           ; 198                         ;
;     plain             ; 81                          ;
; arriav_lcell_comb     ; 146                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 64                          ;
;         7 data inputs ; 64                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 46                          ;
; boundary_port         ; 85                          ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 30 22:42:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file access.sv
    Info (12023): Found entity 1: access File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/access.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file harness.sv
    Info (12023): Found entity 1: harness File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 1
Info (12127): Elaborating entity "harness" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:DUT" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 51
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:DUT|datapath:dp" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(42): object "r_pc_ac" assigned a value but never read File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 42
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(43): object "r_alu_n" assigned a value but never read File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 43
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(43): object "r_alu_z" assigned a value but never read File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 43
Warning (10240): Verilog HDL Always Construct warning at datapath.sv(55): inferring latch(es) for variable "r_pc_dc", which holds its previous value in one or more paths through the always construct File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 55
Info (10264): Verilog HDL Case Statement information at datapath.sv(138): all case item expressions in this case statement are onehot File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 138
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:DUT|datapath:dp|regfile:rf" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv Line: 52
Info (12128): Elaborating entity "control" for hierarchy "cpu:DUT|control:cp" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv Line: 46
Info (12128): Elaborating entity "fetch" for hierarchy "cpu:DUT|control:cp|fetch:f" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv Line: 18
Info (12128): Elaborating entity "decode" for hierarchy "cpu:DUT|control:cp|decode:dc" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv Line: 20
Info (12128): Elaborating entity "execute" for hierarchy "cpu:DUT|control:cp|execute:ex" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv Line: 23
Info (12128): Elaborating entity "access" for hierarchy "cpu:DUT|control:cp|access:ac" File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_pc_addr[0]" is stuck at GND File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Warning (13410): Pin "o_pc_rd" is stuck at VCC File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "o_pc_addr[0]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[1]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[2]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[3]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[4]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[5]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[6]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[7]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[8]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[9]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[10]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[11]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[12]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[13]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[14]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_addr[15]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_pc_rd" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 7
    Info (15719): Pin "o_ldst_addr[0]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[1]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[2]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[3]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[4]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[5]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[6]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[7]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[8]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[9]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[10]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[11]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[12]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[13]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[14]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_addr[15]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_rd" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 11
    Info (15719): Pin "o_ldst_wr" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 12
    Info (15719): Pin "o_ldst_wrdata[0]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[1]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[2]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[3]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[4]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[5]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[6]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[7]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[8]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[9]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[10]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[11]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[12]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[13]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[14]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15719): Pin "o_ldst_wrdata[15]" is virtual output pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 26
    Info (15718): Pin "i_pc_rddata[10]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[9]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[3]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[0]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[4]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[2]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[1]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[7]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[6]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_ldst_rddata[0]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_pc_rddata[8]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_ldst_rddata[1]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[2]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[3]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[4]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[5]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[6]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[7]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[8]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[9]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[10]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[11]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[12]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[13]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[14]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_ldst_rddata[15]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 13
    Info (15718): Pin "i_pc_rddata[5]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[11]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[12]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[13]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[14]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
    Info (15718): Pin "i_pc_rddata[15]" is virtual input pin File: C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv Line: 8
Warning (15752): Ignored 81 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[1]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[2]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[3]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[4]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[5]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[6]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[7]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[8]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[9]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[10]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[11]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[12]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[13]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[14]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_pc_addr[15]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[0]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[1]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[2]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[3]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[4]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[5]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[6]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[7]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[8]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[9]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[10]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[11]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[12]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[13]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[14]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_addr[15]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_rd~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wr~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[0]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[1]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[2]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[3]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[4]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[5]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[6]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[7]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[8]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[9]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[10]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[11]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[12]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[13]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[14]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "o_ldst_wrdata[15]~reg0"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_ldst_rddata_r[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "i_pc_rddata_r[15]"
Info (21057): Implemented 442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 440 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Mon Mar 30 22:43:03 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:34


