Args: /home/sdasgup3/Install/llvm-3.5.0.install/bin/opt -load=/home/sdasgup3/Github/binary-decompilation/source/Release+Asserts/lib/LLVMmax_stack_height.so -ssh -debug test_22.ll -o /dev/null 

Features:+64bit,+sse2
CPU:generic

Subtarget features: SSELevel 3, 3DNowLevel 0, 64bit 1
==========================================
Function : sub_7
==========================================


DFA Analysis: 
sub_7::entry
  %77 = load i64* %RBP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %78 = load i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %79 = add i64 %78, -8 :::  [I] = -8 : Inst :: 0:-8:0:0
  store i64 %79, i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = NULL : Inst :: -8:-8:0:0
  store i64 %79, i64* %RBP_val, !mcsema_real_eip !3 :::  [I] = NULL : Inst :: -8:-8:-8:0
  %81 = add i64 %78, -24, !mcsema_real_eip !6 :::  [I] = -24 : Inst :: -8:-24:-8:0
  %83 = load i64* %RBP_val, !mcsema_real_eip !7 :::  [I] = -8 : Inst :: -8:-24:-8:0
  %84 = add i64 %83, -8, !mcsema_real_eip !7 :::  [I] = -16 : Inst :: -8:-24:-8:-16
  %89 = load i64* %RBP_val, !mcsema_real_eip !8 :::  [I] = -8 : Inst :: -8:-24:-8:-16
  %90 = add i64 %89, 16, !mcsema_real_eip !8 :::  [I] = 8 : Inst :: -8:-24:-8:-16
	Out :: -8:-24:-8:-16
sub_7::fpu_exception
	Pred :: entry: -8:-24:-8:-16
	Out :: -8:-24:-8:-16
sub_7::fpu_write
	Pred :: fpu_exception: -8:-24:-8:-16
	Pred :: entry: -8:-24:-8:-16
  %101 = load i64* %RBP_val, !mcsema_real_eip !9 :::  [I] = -8 : Inst :: -8:-24:-8:-16
  %102 = add i64 %101, -16, !mcsema_real_eip !9 :::  [I] = -24 : Inst :: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_exception3
	Pred :: fpu_write: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_write2
	Pred :: fpu_exception3: -8:-24:-8:-24
	Pred :: fpu_write: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_normal
	Pred :: fpu_write2: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_continue
	Pred :: fpu_read_normal: -8:-24:-8:-24
	Pred :: fpu_write2: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_normal5
	Pred :: fpu_read_continue: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_continue7
	Pred :: fpu_read_normal5: -8:-24:-8:-24
	Pred :: fpu_read_continue: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_exception10
	Pred :: fpu_read_continue7: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_write9
	Pred :: fpu_exception10: -8:-24:-8:-24
	Pred :: fpu_read_continue7: -8:-24:-8:-24
  %139 = load i64* %RSP_val, !mcsema_real_eip !11 :::  [I] = -8 : Inst :: -8:-24:-8:-24
  %142 = add i64 %139, 16, !mcsema_real_eip !12 :::  [I] = 8 : Inst :: -8:-24:-8:-24
  store i64 %142, i64* %RSP_val, !mcsema_real_eip !12 :::  [I] = NULL : Inst :: 8:-24:-8:-24
  %149 = load i64* %RSP_val, !mcsema_real_eip !12 :::  [I] = 8 : Inst :: 8:-24:-8:-24
  %150 = load i64* %RBP_val, !mcsema_real_eip !12 :::  [I] = -8 : Inst :: 8:-24:-8:-24
	Out :: 8:-24:-8:-24
sub_7::entry
  %77 = load i64* %RBP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %78 = load i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %79 = add i64 %78, -8 :::  [I] = -8 : Inst :: 0:-8:0:0
  store i64 %79, i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = NULL : Inst :: -8:-8:0:0
  store i64 %79, i64* %RBP_val, !mcsema_real_eip !3 :::  [I] = NULL : Inst :: -8:-8:-8:0
  %81 = add i64 %78, -24, !mcsema_real_eip !6 :::  [I] = -24 : Inst :: -8:-24:-8:0
  %83 = load i64* %RBP_val, !mcsema_real_eip !7 :::  [I] = -8 : Inst :: -8:-24:-8:0
  %84 = add i64 %83, -8, !mcsema_real_eip !7 :::  [I] = -16 : Inst :: -8:-24:-8:-16
  %89 = load i64* %RBP_val, !mcsema_real_eip !8 :::  [I] = -8 : Inst :: -8:-24:-8:-16
  %90 = add i64 %89, 16, !mcsema_real_eip !8 :::  [I] = 8 : Inst :: -8:-24:-8:-16
	Out :: -8:-24:-8:-16
sub_7::fpu_exception
	Pred :: entry: -8:-24:-8:-16
	Out :: -8:-24:-8:-16
sub_7::fpu_write
	Pred :: fpu_exception: -8:-24:-8:-16
	Pred :: entry: -8:-24:-8:-16
  %101 = load i64* %RBP_val, !mcsema_real_eip !9 :::  [I] = -8 : Inst :: -8:-24:-8:-16
  %102 = add i64 %101, -16, !mcsema_real_eip !9 :::  [I] = -24 : Inst :: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_exception3
	Pred :: fpu_write: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_write2
	Pred :: fpu_exception3: -8:-24:-8:-24
	Pred :: fpu_write: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_normal
	Pred :: fpu_write2: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_continue
	Pred :: fpu_read_normal: -8:-24:-8:-24
	Pred :: fpu_write2: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_normal5
	Pred :: fpu_read_continue: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_read_continue7
	Pred :: fpu_read_normal5: -8:-24:-8:-24
	Pred :: fpu_read_continue: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_exception10
	Pred :: fpu_read_continue7: -8:-24:-8:-24
	Out :: -8:-24:-8:-24
sub_7::fpu_write9
	Pred :: fpu_exception10: -8:-24:-8:-24
	Pred :: fpu_read_continue7: -8:-24:-8:-24
  %139 = load i64* %RSP_val, !mcsema_real_eip !11 :::  [I] = -8 : Inst :: -8:-24:-8:-24
  %142 = add i64 %139, 16, !mcsema_real_eip !12 :::  [I] = 8 : Inst :: -8:-24:-8:-24
  store i64 %142, i64* %RSP_val, !mcsema_real_eip !12 :::  [I] = NULL : Inst :: 8:-24:-8:-24
  %149 = load i64* %RSP_val, !mcsema_real_eip !12 :::  [I] = 8 : Inst :: 8:-24:-8:-24
  %150 = load i64* %RBP_val, !mcsema_real_eip !12 :::  [I] = -8 : Inst :: 8:-24:-8:-24
	Out :: 8:-24:-8:-24
Height[ sub_7 ] : -24
==========================================
Function : mcsema_main
==========================================
