INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
