INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_2
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:78]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
