ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/hw_i2c.c"
  18              		.section	.text.i2c_reset_periph,"ax",%progbits
  19              		.align	1
  20              		.global	i2c_reset_periph
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	i2c_reset_periph:
  26              	.LVL0:
  27              	.LFB66:
   1:Core/Src/hw_i2c.c **** /* Includes ------------------------------------------------------------------*/
   2:Core/Src/hw_i2c.c **** #include "hw_i2c.h"
   3:Core/Src/hw_i2c.c **** 
   4:Core/Src/hw_i2c.c **** /* interrupt vars */
   5:Core/Src/hw_i2c.c **** static volatile uint8_t idx;
   6:Core/Src/hw_i2c.c **** static volatile I2C_EVT last_event;
   7:Core/Src/hw_i2c.c **** static volatile I2C_ERR last_error;
   8:Core/Src/hw_i2c.c **** 
   9:Core/Src/hw_i2c.c **** /* interrupt callbacks */
  10:Core/Src/hw_i2c.c **** static void (*i2c_evt_callback)(void);
  11:Core/Src/hw_i2c.c **** static void (*i2c_err_callback)(void);
  12:Core/Src/hw_i2c.c **** 
  13:Core/Src/hw_i2c.c **** /* */
  14:Core/Src/hw_i2c.c **** I2C_EVT EVT_LIST[] = {
  15:Core/Src/hw_i2c.c ****     I2C_EVT_SB,
  16:Core/Src/hw_i2c.c ****     I2C_EVT_ADDR,
  17:Core/Src/hw_i2c.c ****     I2C_EVT_ADD10,
  18:Core/Src/hw_i2c.c ****     I2C_EVT_BTF,
  19:Core/Src/hw_i2c.c ****     I2C_EVT_TxE,
  20:Core/Src/hw_i2c.c ****     I2C_EVT_RxNE};
  21:Core/Src/hw_i2c.c **** 
  22:Core/Src/hw_i2c.c **** /* */
  23:Core/Src/hw_i2c.c **** I2C_ERR ERR_LIST[] = {
  24:Core/Src/hw_i2c.c ****     I2C_ERR_BERR,
  25:Core/Src/hw_i2c.c ****     I2C_ERR_ARLO,
  26:Core/Src/hw_i2c.c ****     I2C_ERR_AF,
  27:Core/Src/hw_i2c.c ****     I2C_ERR_OVR,
  28:Core/Src/hw_i2c.c ****     I2C_ERR_PECERR,
  29:Core/Src/hw_i2c.c ****     I2C_ERR_TIMEOUT,
  30:Core/Src/hw_i2c.c ****     I2C_ERR_SMBALERT};
  31:Core/Src/hw_i2c.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 2


  32:Core/Src/hw_i2c.c **** /*
  33:Core/Src/hw_i2c.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle)
  34:Core/Src/hw_i2c.c **** {
  35:Core/Src/hw_i2c.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  36:Core/Src/hw_i2c.c ****   if (i2cHandle->Instance == I2C1)
  37:Core/Src/hw_i2c.c ****   {
  38:Core/Src/hw_i2c.c ****     GPIO_InitStruct.Pin = I2CINT_CLK_Pin | I2CINT_DATA_Pin;
  39:Core/Src/hw_i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  40:Core/Src/hw_i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  41:Core/Src/hw_i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  42:Core/Src/hw_i2c.c ****     __HAL_AFIO_REMAP_I2C1_ENABLE();
  43:Core/Src/hw_i2c.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
  44:Core/Src/hw_i2c.c ****     __HAL_RCC_I2C1_FORCE_RESET();
  45:Core/Src/hw_i2c.c ****     __HAL_RCC_I2C1_RELEASE_RESET();
  46:Core/Src/hw_i2c.c ****   }
  47:Core/Src/hw_i2c.c **** }
  48:Core/Src/hw_i2c.c **** */
  49:Core/Src/hw_i2c.c **** 
  50:Core/Src/hw_i2c.c **** int i2c_init(I2C_PERIPH periph, I2C_SPD spd, bool remap)
  51:Core/Src/hw_i2c.c **** {
  52:Core/Src/hw_i2c.c ****   /* function used multiple times for clock calcs */
  53:Core/Src/hw_i2c.c ****   float core_freq_mhz;
  54:Core/Src/hw_i2c.c ****   /* GPIO handlers */
  55:Core/Src/hw_i2c.c ****   stmgpio_t pin_i2c_scl, pin_i2c_sda;
  56:Core/Src/hw_i2c.c ****   /* I2C base address */
  57:Core/Src/hw_i2c.c ****   I2C_TypeDef *i2cx;
  58:Core/Src/hw_i2c.c **** 
  59:Core/Src/hw_i2c.c ****   /* set peripheral pointer for later use */
  60:Core/Src/hw_i2c.c ****   switch (periph)
  61:Core/Src/hw_i2c.c ****   {
  62:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
  63:Core/Src/hw_i2c.c ****     i2cx = I2C1;
  64:Core/Src/hw_i2c.c ****     break;
  65:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
  66:Core/Src/hw_i2c.c ****     i2cx = I2C2;
  67:Core/Src/hw_i2c.c ****     break;
  68:Core/Src/hw_i2c.c ****   default:
  69:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
  70:Core/Src/hw_i2c.c ****     break;
  71:Core/Src/hw_i2c.c ****   }
  72:Core/Src/hw_i2c.c **** 
  73:Core/Src/hw_i2c.c ****   /* Disable i2c peripheral to apply settings */
  74:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_PE;
  75:Core/Src/hw_i2c.c **** 
  76:Core/Src/hw_i2c.c ****   /* GPIO setup */
  77:Core/Src/hw_i2c.c ****   switch (periph)
  78:Core/Src/hw_i2c.c ****   {
  79:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
  80:Core/Src/hw_i2c.c ****     if (remap)
  81:Core/Src/hw_i2c.c ****     {
  82:Core/Src/hw_i2c.c ****       pin_i2c_scl.port = I2C1_SCL_PORT_REMAP;
  83:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
  84:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
  85:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
  86:Core/Src/hw_i2c.c ****     }
  87:Core/Src/hw_i2c.c ****     else
  88:Core/Src/hw_i2c.c ****     {
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 3


  89:Core/Src/hw_i2c.c ****       pin_i2c_scl.port = I2C1_SCL_PORT_DEFAULT;
  90:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
  91:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
  92:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
  93:Core/Src/hw_i2c.c ****     }
  94:Core/Src/hw_i2c.c ****     break;
  95:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
  96:Core/Src/hw_i2c.c ****     pin_i2c_scl.port = I2C2_SCL_PORT_DEFAULT;
  97:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
  98:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
  99:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
 100:Core/Src/hw_i2c.c ****     break;
 101:Core/Src/hw_i2c.c ****   default:
 102:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 103:Core/Src/hw_i2c.c ****     break;
 104:Core/Src/hw_i2c.c ****   }
 105:Core/Src/hw_i2c.c ****   pin_i2c_scl.cfg = OUT_ALT_OPENDRAIN;
 106:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHZ;
 107:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 108:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 109:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 110:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHZ;
 111:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 112:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 113:Core/Src/hw_i2c.c **** 
 114:Core/Src/hw_i2c.c ****   /* Remap AFTER GPIO init (buggy silicon) */
 115:Core/Src/hw_i2c.c ****   if (I2C_PERIPH_I2C1 == periph)
 116:Core/Src/hw_i2c.c ****   {
 117:Core/Src/hw_i2c.c ****     if (remap)
 118:Core/Src/hw_i2c.c ****     {
 119:Core/Src/hw_i2c.c ****       AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
 120:Core/Src/hw_i2c.c ****     }
 121:Core/Src/hw_i2c.c ****     else
 122:Core/Src/hw_i2c.c ****     {
 123:Core/Src/hw_i2c.c ****       AFIO->MAPR &= ~AFIO_MAPR_I2C1_REMAP;
 124:Core/Src/hw_i2c.c ****     }
 125:Core/Src/hw_i2c.c ****   }
 126:Core/Src/hw_i2c.c **** 
 127:Core/Src/hw_i2c.c ****   /* Apply periph clocks and interrupts */
 128:Core/Src/hw_i2c.c ****   switch (periph)
 129:Core/Src/hw_i2c.c ****   {
 130:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 131:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
 132:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_EV_IRQn, I2C_EV_IRQ_PRIORITY);
 133:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_EV_IRQn);
 134:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_ER_IRQn, I2C_ER_IRQ_PRIORITY);
 135:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_ER_IRQn);
 136:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;     // Enable the I2C1 clock
 137:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; // Make sure peripheral not in reset
 138:Core/Src/hw_i2c.c ****     break;
 139:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 140:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
 141:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_EV_IRQn, I2C_EV_IRQ_PRIORITY);
 142:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_EV_IRQn);
 143:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_ER_IRQn, I2C_ER_IRQ_PRIORITY);
 144:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_ER_IRQn);
 145:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;     // Enable the I2C2 clock
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 4


 146:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST; // Make sure peripheral not in reset
 147:Core/Src/hw_i2c.c ****     break;
 148:Core/Src/hw_i2c.c ****   default:
 149:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 150:Core/Src/hw_i2c.c ****     break;
 151:Core/Src/hw_i2c.c ****   }
 152:Core/Src/hw_i2c.c **** 
 153:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 1/5: Prog input periph clock I2Cx_CR2 */
 154:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_DMAEN;   // Disable DMA
 155:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 156:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 157:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 158:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 159:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 160:Core/Src/hw_i2c.c ****   {
 161:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV16:
 162:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 4;
 163:Core/Src/hw_i2c.c ****     break;
 164:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV8:
 165:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 3;
 166:Core/Src/hw_i2c.c ****     break;
 167:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV4:
 168:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 2;
 169:Core/Src/hw_i2c.c ****     break;
 170:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV2:
 171:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 1;
 172:Core/Src/hw_i2c.c ****     break;
 173:Core/Src/hw_i2c.c ****   default:
 174:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000);
 175:Core/Src/hw_i2c.c ****     break;
 176:Core/Src/hw_i2c.c ****   }
 177:Core/Src/hw_i2c.c ****   core_freq_mhz = (float)(i2cx->CR2 | I2C_CR2_FREQ);
 178:Core/Src/hw_i2c.c **** 
 179:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 2/5: Configure clock control regs RCC / CCR */
 180:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 3/5: Configure rise time reg TRISE */
 181:Core/Src/hw_i2c.c ****   RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN; // Enable port B clock and alt func cloc
 182:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 183:Core/Src/hw_i2c.c ****   switch (spd)
 184:Core/Src/hw_i2c.c ****   {
 185:Core/Src/hw_i2c.c ****   case I2C_SPD_STD:
 186:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_FS;                    // Set to standard mode
 187:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * core_freq_mhz); // Set clock for 100kHz
 188:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 189:Core/Src/hw_i2c.c ****     // i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 190:Core/Src/hw_i2c.c ****     i2cx->CCR = i2cx->CCR;
 191:Core/Src/hw_i2c.c ****     break;
 192:Core/Src/hw_i2c.c ****   case I2C_SPD_FAST:
 193:Core/Src/hw_i2c.c ****     i2cx->CCR |= I2C_CCR_FS;    // Set to fast mode
 194:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY; // Set low period double that of high
 195:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY)
 196:Core/Src/hw_i2c.c ****     {
 197:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(5.0 / 6.0 * core_freq_mhz); // Set clock for 100kHz
 198:Core/Src/hw_i2c.c ****     }
 199:Core/Src/hw_i2c.c ****     else
 200:Core/Src/hw_i2c.c ****     {
 201:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(0.1 * core_freq_mhz); // Set clock for 100kHz
 202:Core/Src/hw_i2c.c ****     }
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 5


 203:Core/Src/hw_i2c.c ****     i2cx->TRISE = ((uint32_t)(0.3 * core_freq_mhz)) + 1; // Set rise time
 204:Core/Src/hw_i2c.c ****     break;
 205:Core/Src/hw_i2c.c ****   default:
 206:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 207:Core/Src/hw_i2c.c ****     break;
 208:Core/Src/hw_i2c.c ****   }
 209:Core/Src/hw_i2c.c **** 
 210:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 4/5: prog I2Cx_CR1 */
 211:Core/Src/hw_i2c.c ****   while ((i2cx->CR1 & I2C_CR1_START) || ((i2cx->CR1 & I2C_CR1_STOP)))
 212:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 213:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_NOSTRETCH; // Enable clock stretching
 214:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 215:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 216:Core/Src/hw_i2c.c **** 
 217:Core/Src/hw_i2c.c ****   /* Set slave address (to humour the silicon) */
 218:Core/Src/hw_i2c.c ****   i2cx->OAR1 = 0x32;
 219:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 220:Core/Src/hw_i2c.c **** 
 221:Core/Src/hw_i2c.c ****   /* enable */
 222:Core/Src/hw_i2c.c ****   i2c_enable_periph(periph);
 223:Core/Src/hw_i2c.c **** 
 224:Core/Src/hw_i2c.c ****   /* Trigger reset before first usage (REQUIRED! Silicon <= adequate) */
 225:Core/Src/hw_i2c.c ****   //i2c_reset_periph(periph);
 226:Core/Src/hw_i2c.c **** 
 227:Core/Src/hw_i2c.c ****   /* hooray */
 228:Core/Src/hw_i2c.c ****   // dbg_log(DBG_TYPE_SUCCESS, DBG_CODE_INIT, DBG_LIB_NAME, sizeof(DBG_LIB_NAME));
 229:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 230:Core/Src/hw_i2c.c **** }
 231:Core/Src/hw_i2c.c **** 
 232:Core/Src/hw_i2c.c **** void i2c_reset_periph(I2C_PERIPH periph)
 233:Core/Src/hw_i2c.c **** {
  28              		.loc 1 233 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 234:Core/Src/hw_i2c.c ****   switch (periph)
  33              		.loc 1 234 3 view .LVU1
  34 0000 10B1     		cbz	r0, .L2
  35 0002 0128     		cmp	r0, #1
  36 0004 0FD0     		beq	.L3
  37 0006 7047     		bx	lr
  38              	.L2:
 235:Core/Src/hw_i2c.c ****   {
 236:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 237:Core/Src/hw_i2c.c ****     while (I2C1->SR2 & I2C_SR2_BUSY)
  39              		.loc 1 237 12 discriminator 1 view .LVU2
  40              		.loc 1 237 16 is_stmt 0 discriminator 1 view .LVU3
  41 0008 0E4B     		ldr	r3, .L5
  42 000a 9B69     		ldr	r3, [r3, #24]
  43              		.loc 1 237 12 discriminator 1 view .LVU4
  44 000c 13F0020F 		tst	r3, #2
  45 0010 FAD1     		bne	.L2
 238:Core/Src/hw_i2c.c ****       ;
 239:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_SWRST;
  46              		.loc 1 239 5 is_stmt 1 view .LVU5
  47              		.loc 1 239 9 is_stmt 0 view .LVU6
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 6


  48 0012 0C4B     		ldr	r3, .L5
  49 0014 1A68     		ldr	r2, [r3]
  50              		.loc 1 239 15 view .LVU7
  51 0016 42F40042 		orr	r2, r2, #32768
  52 001a 1A60     		str	r2, [r3]
 240:Core/Src/hw_i2c.c ****     I2C1->CR1 &= ~I2C_CR1_SWRST;
  53              		.loc 1 240 5 is_stmt 1 view .LVU8
  54              		.loc 1 240 9 is_stmt 0 view .LVU9
  55 001c 1A68     		ldr	r2, [r3]
  56              		.loc 1 240 15 view .LVU10
  57 001e 22F40042 		bic	r2, r2, #32768
  58 0022 1A60     		str	r2, [r3]
 241:Core/Src/hw_i2c.c ****     break;
  59              		.loc 1 241 5 is_stmt 1 view .LVU11
  60 0024 7047     		bx	lr
  61              	.L3:
 242:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 243:Core/Src/hw_i2c.c ****     while (I2C2->SR2 & I2C_SR2_BUSY)
  62              		.loc 1 243 12 discriminator 1 view .LVU12
  63              		.loc 1 243 16 is_stmt 0 discriminator 1 view .LVU13
  64 0026 084B     		ldr	r3, .L5+4
  65 0028 9B69     		ldr	r3, [r3, #24]
  66              		.loc 1 243 12 discriminator 1 view .LVU14
  67 002a 13F0020F 		tst	r3, #2
  68 002e FAD1     		bne	.L3
 244:Core/Src/hw_i2c.c ****       ;
 245:Core/Src/hw_i2c.c ****     I2C2->CR1 |= I2C_CR1_SWRST;
  69              		.loc 1 245 5 is_stmt 1 view .LVU15
  70              		.loc 1 245 9 is_stmt 0 view .LVU16
  71 0030 054B     		ldr	r3, .L5+4
  72 0032 1A68     		ldr	r2, [r3]
  73              		.loc 1 245 15 view .LVU17
  74 0034 42F40042 		orr	r2, r2, #32768
  75 0038 1A60     		str	r2, [r3]
 246:Core/Src/hw_i2c.c ****     I2C2->CR1 &= ~I2C_CR1_SWRST;
  76              		.loc 1 246 5 is_stmt 1 view .LVU18
  77              		.loc 1 246 9 is_stmt 0 view .LVU19
  78 003a 1A68     		ldr	r2, [r3]
  79              		.loc 1 246 15 view .LVU20
  80 003c 22F40042 		bic	r2, r2, #32768
  81 0040 1A60     		str	r2, [r3]
 247:Core/Src/hw_i2c.c ****     break;
  82              		.loc 1 247 5 is_stmt 1 view .LVU21
 248:Core/Src/hw_i2c.c ****   default:
 249:Core/Src/hw_i2c.c ****     break;
 250:Core/Src/hw_i2c.c ****   }
 251:Core/Src/hw_i2c.c **** }
  83              		.loc 1 251 1 is_stmt 0 view .LVU22
  84 0042 7047     		bx	lr
  85              	.L6:
  86              		.align	2
  87              	.L5:
  88 0044 00540040 		.word	1073763328
  89 0048 00580040 		.word	1073764352
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.i2c_ack_bit,"ax",%progbits
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 7


  94              		.align	1
  95              		.global	i2c_ack_bit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	i2c_ack_bit:
 101              	.LVL1:
 102              	.LFB68:
 252:Core/Src/hw_i2c.c **** 
 253:Core/Src/hw_i2c.c **** void i2c_enable_periph(I2C_PERIPH periph)
 254:Core/Src/hw_i2c.c **** {
 255:Core/Src/hw_i2c.c ****   /* enable peripheral */
 256:Core/Src/hw_i2c.c ****   switch (periph)
 257:Core/Src/hw_i2c.c ****   {
 258:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 259:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_PE;
 260:Core/Src/hw_i2c.c ****     break;
 261:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 262:Core/Src/hw_i2c.c ****     I2C2->CR1 |= I2C_CR1_PE;
 263:Core/Src/hw_i2c.c ****     break;
 264:Core/Src/hw_i2c.c ****   default:
 265:Core/Src/hw_i2c.c ****     break;
 266:Core/Src/hw_i2c.c ****   }
 267:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 268:Core/Src/hw_i2c.c ****   i2c_ack_bit(periph);
 269:Core/Src/hw_i2c.c **** }
 270:Core/Src/hw_i2c.c **** 
 271:Core/Src/hw_i2c.c **** void i2c_ack_bit(I2C_PERIPH periph)
 272:Core/Src/hw_i2c.c **** {
 103              		.loc 1 272 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 273:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 274:Core/Src/hw_i2c.c ****   switch (periph)
 108              		.loc 1 274 3 view .LVU24
 109 0000 10B1     		cbz	r0, .L8
 110 0002 0128     		cmp	r0, #1
 111 0004 06D0     		beq	.L9
 112 0006 7047     		bx	lr
 113              	.L8:
 275:Core/Src/hw_i2c.c ****   {
 276:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 277:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_ACK;
 114              		.loc 1 277 5 view .LVU25
 115              		.loc 1 277 9 is_stmt 0 view .LVU26
 116 0008 054A     		ldr	r2, .L11
 117 000a 1368     		ldr	r3, [r2]
 118              		.loc 1 277 15 view .LVU27
 119 000c 43F48063 		orr	r3, r3, #1024
 120 0010 1360     		str	r3, [r2]
 278:Core/Src/hw_i2c.c ****     break;
 121              		.loc 1 278 5 is_stmt 1 view .LVU28
 122 0012 7047     		bx	lr
 123              	.L9:
 279:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 8


 280:Core/Src/hw_i2c.c ****     I2C2->CR1 |= I2C_CR1_ACK;
 124              		.loc 1 280 5 view .LVU29
 125              		.loc 1 280 9 is_stmt 0 view .LVU30
 126 0014 034A     		ldr	r2, .L11+4
 127 0016 1368     		ldr	r3, [r2]
 128              		.loc 1 280 15 view .LVU31
 129 0018 43F48063 		orr	r3, r3, #1024
 130 001c 1360     		str	r3, [r2]
 281:Core/Src/hw_i2c.c ****     break;
 131              		.loc 1 281 5 is_stmt 1 view .LVU32
 282:Core/Src/hw_i2c.c ****   default:
 283:Core/Src/hw_i2c.c ****     break;
 284:Core/Src/hw_i2c.c ****   }
 285:Core/Src/hw_i2c.c **** }
 132              		.loc 1 285 1 is_stmt 0 view .LVU33
 133 001e 7047     		bx	lr
 134              	.L12:
 135              		.align	2
 136              	.L11:
 137 0020 00540040 		.word	1073763328
 138 0024 00580040 		.word	1073764352
 139              		.cfi_endproc
 140              	.LFE68:
 142              		.section	.text.i2c_enable_periph,"ax",%progbits
 143              		.align	1
 144              		.global	i2c_enable_periph
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	i2c_enable_periph:
 150              	.LVL2:
 151              	.LFB67:
 254:Core/Src/hw_i2c.c ****   /* enable peripheral */
 152              		.loc 1 254 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 254:Core/Src/hw_i2c.c ****   /* enable peripheral */
 156              		.loc 1 254 1 is_stmt 0 view .LVU35
 157 0000 08B5     		push	{r3, lr}
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 3, -8
 160              		.cfi_offset 14, -4
 256:Core/Src/hw_i2c.c ****   {
 161              		.loc 1 256 3 is_stmt 1 view .LVU36
 162 0002 0346     		mov	r3, r0
 163 0004 28B1     		cbz	r0, .L14
 164 0006 0128     		cmp	r0, #1
 165 0008 09D0     		beq	.L15
 166              	.L16:
 268:Core/Src/hw_i2c.c **** }
 167              		.loc 1 268 3 view .LVU37
 168 000a 1846     		mov	r0, r3
 169              	.LVL3:
 268:Core/Src/hw_i2c.c **** }
 170              		.loc 1 268 3 is_stmt 0 view .LVU38
 171 000c FFF7FEFF 		bl	i2c_ack_bit
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 9


 172              	.LVL4:
 269:Core/Src/hw_i2c.c **** 
 173              		.loc 1 269 1 view .LVU39
 174 0010 08BD     		pop	{r3, pc}
 175              	.LVL5:
 176              	.L14:
 259:Core/Src/hw_i2c.c ****     break;
 177              		.loc 1 259 5 is_stmt 1 view .LVU40
 259:Core/Src/hw_i2c.c ****     break;
 178              		.loc 1 259 9 is_stmt 0 view .LVU41
 179 0012 0649     		ldr	r1, .L18
 180 0014 0A68     		ldr	r2, [r1]
 259:Core/Src/hw_i2c.c ****     break;
 181              		.loc 1 259 15 view .LVU42
 182 0016 42F00102 		orr	r2, r2, #1
 183 001a 0A60     		str	r2, [r1]
 260:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 184              		.loc 1 260 5 is_stmt 1 view .LVU43
 185 001c F5E7     		b	.L16
 186              	.L15:
 262:Core/Src/hw_i2c.c ****     break;
 187              		.loc 1 262 5 view .LVU44
 262:Core/Src/hw_i2c.c ****     break;
 188              		.loc 1 262 9 is_stmt 0 view .LVU45
 189 001e 0449     		ldr	r1, .L18+4
 190 0020 0A68     		ldr	r2, [r1]
 262:Core/Src/hw_i2c.c ****     break;
 191              		.loc 1 262 15 view .LVU46
 192 0022 42F00102 		orr	r2, r2, #1
 193 0026 0A60     		str	r2, [r1]
 263:Core/Src/hw_i2c.c ****   default:
 194              		.loc 1 263 5 is_stmt 1 view .LVU47
 195 0028 EFE7     		b	.L16
 196              	.L19:
 197 002a 00BF     		.align	2
 198              	.L18:
 199 002c 00540040 		.word	1073763328
 200 0030 00580040 		.word	1073764352
 201              		.cfi_endproc
 202              	.LFE67:
 204              		.global	__aeabi_ui2f
 205              		.global	__aeabi_f2d
 206              		.global	__aeabi_dmul
 207              		.global	__aeabi_d2uiz
 208              		.section	.text.i2c_init,"ax",%progbits
 209              		.align	1
 210              		.global	i2c_init
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	i2c_init:
 216              	.LVL6:
 217              	.LFB65:
  51:Core/Src/hw_i2c.c ****   /* function used multiple times for clock calcs */
 218              		.loc 1 51 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 10


 221              		@ frame_needed = 0, uses_anonymous_args = 0
  51:Core/Src/hw_i2c.c ****   /* function used multiple times for clock calcs */
 222              		.loc 1 51 1 is_stmt 0 view .LVU49
 223 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 224              		.cfi_def_cfa_offset 28
 225              		.cfi_offset 4, -28
 226              		.cfi_offset 5, -24
 227              		.cfi_offset 6, -20
 228              		.cfi_offset 7, -16
 229              		.cfi_offset 8, -12
 230              		.cfi_offset 9, -8
 231              		.cfi_offset 14, -4
 232 0004 87B0     		sub	sp, sp, #28
 233              		.cfi_def_cfa_offset 56
 234 0006 0F46     		mov	r7, r1
 235 0008 9046     		mov	r8, r2
  53:Core/Src/hw_i2c.c ****   /* GPIO handlers */
 236              		.loc 1 53 3 is_stmt 1 view .LVU50
  55:Core/Src/hw_i2c.c ****   /* I2C base address */
 237              		.loc 1 55 3 view .LVU51
  57:Core/Src/hw_i2c.c **** 
 238              		.loc 1 57 3 view .LVU52
  60:Core/Src/hw_i2c.c ****   {
 239              		.loc 1 60 3 view .LVU53
 240 000a 0546     		mov	r5, r0
 241 000c 60B1     		cbz	r0, .L43
 242 000e 0128     		cmp	r0, #1
 243 0010 40F04581 		bne	.L44
  66:Core/Src/hw_i2c.c ****     break;
 244              		.loc 1 66 10 is_stmt 0 view .LVU54
 245 0014 AA4C     		ldr	r4, .L49+16
 246              	.L21:
 247              	.LVL7:
  70:Core/Src/hw_i2c.c ****   }
 248              		.loc 1 70 5 is_stmt 1 view .LVU55
  74:Core/Src/hw_i2c.c **** 
 249              		.loc 1 74 3 view .LVU56
  74:Core/Src/hw_i2c.c **** 
 250              		.loc 1 74 7 is_stmt 0 view .LVU57
 251 0016 2368     		ldr	r3, [r4]
  74:Core/Src/hw_i2c.c **** 
 252              		.loc 1 74 13 view .LVU58
 253 0018 23F00103 		bic	r3, r3, #1
 254 001c 2360     		str	r3, [r4]
  77:Core/Src/hw_i2c.c ****   {
 255              		.loc 1 77 3 is_stmt 1 view .LVU59
 256 001e 2DB1     		cbz	r5, .L23
 257 0020 012D     		cmp	r5, #1
 258 0022 1ED0     		beq	.L24
 259 0024 0126     		movs	r6, #1
 260 0026 3BE1     		b	.L20
 261              	.LVL8:
 262              	.L43:
  60:Core/Src/hw_i2c.c ****   {
 263              		.loc 1 60 3 is_stmt 0 view .LVU60
 264 0028 A64C     		ldr	r4, .L49+20
 265 002a F4E7     		b	.L21
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 11


 266              	.LVL9:
 267              	.L23:
  80:Core/Src/hw_i2c.c ****     {
 268              		.loc 1 80 5 is_stmt 1 view .LVU61
  80:Core/Src/hw_i2c.c ****     {
 269              		.loc 1 80 8 is_stmt 0 view .LVU62
 270 002c B8F1000F 		cmp	r8, #0
 271 0030 0BD0     		beq	.L25
  82:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
 272              		.loc 1 82 7 is_stmt 1 view .LVU63
  82:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
 273              		.loc 1 82 24 is_stmt 0 view .LVU64
 274 0032 4223     		movs	r3, #66
 275 0034 8DF81030 		strb	r3, [sp, #16]
  83:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
 276              		.loc 1 83 7 is_stmt 1 view .LVU65
  83:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
 277              		.loc 1 83 23 is_stmt 0 view .LVU66
 278 0038 0822     		movs	r2, #8
 279              	.LVL10:
  83:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
 280              		.loc 1 83 23 view .LVU67
 281 003a 8DF81120 		strb	r2, [sp, #17]
  84:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
 282              		.loc 1 84 7 is_stmt 1 view .LVU68
  84:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
 283              		.loc 1 84 24 is_stmt 0 view .LVU69
 284 003e 8DF80430 		strb	r3, [sp, #4]
  85:Core/Src/hw_i2c.c ****     }
 285              		.loc 1 85 7 is_stmt 1 view .LVU70
  85:Core/Src/hw_i2c.c ****     }
 286              		.loc 1 85 23 is_stmt 0 view .LVU71
 287 0042 0923     		movs	r3, #9
 288 0044 8DF80530 		strb	r3, [sp, #5]
 289 0048 16E0     		b	.L26
 290              	.LVL11:
 291              	.L25:
  89:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
 292              		.loc 1 89 7 is_stmt 1 view .LVU72
  89:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
 293              		.loc 1 89 24 is_stmt 0 view .LVU73
 294 004a 4223     		movs	r3, #66
 295 004c 8DF81030 		strb	r3, [sp, #16]
  90:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
 296              		.loc 1 90 7 is_stmt 1 view .LVU74
  90:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
 297              		.loc 1 90 23 is_stmt 0 view .LVU75
 298 0050 0622     		movs	r2, #6
 299              	.LVL12:
  90:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
 300              		.loc 1 90 23 view .LVU76
 301 0052 8DF81120 		strb	r2, [sp, #17]
  91:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
 302              		.loc 1 91 7 is_stmt 1 view .LVU77
  91:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
 303              		.loc 1 91 24 is_stmt 0 view .LVU78
 304 0056 8DF80430 		strb	r3, [sp, #4]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 12


  92:Core/Src/hw_i2c.c ****     }
 305              		.loc 1 92 7 is_stmt 1 view .LVU79
  92:Core/Src/hw_i2c.c ****     }
 306              		.loc 1 92 23 is_stmt 0 view .LVU80
 307 005a 0723     		movs	r3, #7
 308 005c 8DF80530 		strb	r3, [sp, #5]
 309 0060 0AE0     		b	.L26
 310              	.LVL13:
 311              	.L24:
  96:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
 312              		.loc 1 96 5 is_stmt 1 view .LVU81
  96:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
 313              		.loc 1 96 22 is_stmt 0 view .LVU82
 314 0062 4223     		movs	r3, #66
 315 0064 8DF81030 		strb	r3, [sp, #16]
  97:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
 316              		.loc 1 97 5 is_stmt 1 view .LVU83
  97:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
 317              		.loc 1 97 21 is_stmt 0 view .LVU84
 318 0068 0A22     		movs	r2, #10
 319              	.LVL14:
  97:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
 320              		.loc 1 97 21 view .LVU85
 321 006a 8DF81120 		strb	r2, [sp, #17]
  98:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
 322              		.loc 1 98 5 is_stmt 1 view .LVU86
  98:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
 323              		.loc 1 98 22 is_stmt 0 view .LVU87
 324 006e 8DF80430 		strb	r3, [sp, #4]
  99:Core/Src/hw_i2c.c ****     break;
 325              		.loc 1 99 5 is_stmt 1 view .LVU88
  99:Core/Src/hw_i2c.c ****     break;
 326              		.loc 1 99 21 is_stmt 0 view .LVU89
 327 0072 0B23     		movs	r3, #11
 328 0074 8DF80530 		strb	r3, [sp, #5]
 100:Core/Src/hw_i2c.c ****   default:
 329              		.loc 1 100 5 is_stmt 1 view .LVU90
 330              	.L26:
 103:Core/Src/hw_i2c.c ****   }
 331              		.loc 1 103 5 view .LVU91
 105:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHZ;
 332              		.loc 1 105 3 view .LVU92
 105:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHZ;
 333              		.loc 1 105 19 is_stmt 0 view .LVU93
 334 0078 0C23     		movs	r3, #12
 335 007a 8DF80F30 		strb	r3, [sp, #15]
 106:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 336              		.loc 1 106 3 is_stmt 1 view .LVU94
 106:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 337              		.loc 1 106 19 is_stmt 0 view .LVU95
 338 007e 0323     		movs	r3, #3
 339 0080 8DF80D30 		strb	r3, [sp, #13]
 107:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 340              		.loc 1 107 3 is_stmt 1 view .LVU96
 107:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 341              		.loc 1 107 20 is_stmt 0 view .LVU97
 342 0084 0123     		movs	r3, #1
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 13


 343 0086 8DF80E30 		strb	r3, [sp, #14]
 108:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 344              		.loc 1 108 3 is_stmt 1 view .LVU98
 345 008a 03A8     		add	r0, sp, #12
 346              	.LVL15:
 108:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 347              		.loc 1 108 3 is_stmt 0 view .LVU99
 348 008c FFF7FEFF 		bl	stmgpio_setup
 349              	.LVL16:
 108:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 350              		.loc 1 108 3 view .LVU100
 351 0090 08B1     		cbz	r0, .L48
 352 0092 0126     		movs	r6, #1
 353 0094 04E1     		b	.L20
 354              	.L48:
 109:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHZ;
 355              		.loc 1 109 3 is_stmt 1 view .LVU101
 109:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHZ;
 356              		.loc 1 109 19 is_stmt 0 view .LVU102
 357 0096 0C23     		movs	r3, #12
 358 0098 8DF80330 		strb	r3, [sp, #3]
 110:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 359              		.loc 1 110 3 is_stmt 1 view .LVU103
 110:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 360              		.loc 1 110 19 is_stmt 0 view .LVU104
 361 009c 0323     		movs	r3, #3
 362 009e 8DF80130 		strb	r3, [sp, #1]
 111:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 363              		.loc 1 111 3 is_stmt 1 view .LVU105
 111:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 364              		.loc 1 111 20 is_stmt 0 view .LVU106
 365 00a2 0123     		movs	r3, #1
 366 00a4 8DF80230 		strb	r3, [sp, #2]
 112:Core/Src/hw_i2c.c **** 
 367              		.loc 1 112 3 is_stmt 1 view .LVU107
 368 00a8 6846     		mov	r0, sp
 369 00aa FFF7FEFF 		bl	stmgpio_setup
 370              	.LVL17:
 371 00ae 0646     		mov	r6, r0
 372 00b0 0028     		cmp	r0, #0
 373 00b2 40F0F980 		bne	.L46
 115:Core/Src/hw_i2c.c ****   {
 374              		.loc 1 115 3 view .LVU108
 115:Core/Src/hw_i2c.c ****   {
 375              		.loc 1 115 6 is_stmt 0 view .LVU109
 376 00b6 3DB9     		cbnz	r5, .L27
 117:Core/Src/hw_i2c.c ****     {
 377              		.loc 1 117 5 is_stmt 1 view .LVU110
 117:Core/Src/hw_i2c.c ****     {
 378              		.loc 1 117 8 is_stmt 0 view .LVU111
 379 00b8 B8F1000F 		cmp	r8, #0
 380 00bc 09D0     		beq	.L28
 119:Core/Src/hw_i2c.c ****     }
 381              		.loc 1 119 7 is_stmt 1 view .LVU112
 119:Core/Src/hw_i2c.c ****     }
 382              		.loc 1 119 11 is_stmt 0 view .LVU113
 383 00be 824A     		ldr	r2, .L49+24
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 14


 384 00c0 5368     		ldr	r3, [r2, #4]
 119:Core/Src/hw_i2c.c ****     }
 385              		.loc 1 119 18 view .LVU114
 386 00c2 43F00203 		orr	r3, r3, #2
 387 00c6 5360     		str	r3, [r2, #4]
 388              	.L27:
 128:Core/Src/hw_i2c.c ****   {
 389              		.loc 1 128 3 is_stmt 1 view .LVU115
 390 00c8 4DB1     		cbz	r5, .L29
 391 00ca 012D     		cmp	r5, #1
 392 00cc 47D0     		beq	.L30
 393 00ce 0126     		movs	r6, #1
 394 00d0 E6E0     		b	.L20
 395              	.L28:
 123:Core/Src/hw_i2c.c ****     }
 396              		.loc 1 123 7 view .LVU116
 123:Core/Src/hw_i2c.c ****     }
 397              		.loc 1 123 11 is_stmt 0 view .LVU117
 398 00d2 7D4A     		ldr	r2, .L49+24
 399 00d4 5368     		ldr	r3, [r2, #4]
 123:Core/Src/hw_i2c.c ****     }
 400              		.loc 1 123 18 view .LVU118
 401 00d6 23F00203 		bic	r3, r3, #2
 402 00da 5360     		str	r3, [r2, #4]
 403 00dc F4E7     		b	.L27
 404              	.L29:
 132:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_EV_IRQn);
 405              		.loc 1 132 5 is_stmt 1 view .LVU119
 406              	.LVL18:
 407              	.LBB18:
 408              	.LBI18:
 409              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 15


  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 16


  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 17


 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 18


 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 19


 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 20


 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 21


 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 22


 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 23


 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 24


 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 25


 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 26


 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 27


 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 28


 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 29


 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 30


 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 31


 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 32


 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 33


1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 34


1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 35


1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 36


1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 37


1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 38


1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 39


1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 40


1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 41


1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 42


1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 43


1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 410              		.loc 2 1639 22 view .LVU120
 411              	.LBB19:
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 412              		.loc 2 1641 3 view .LVU121
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 413              		.loc 2 1643 5 view .LVU122
 414              		.loc 2 1643 46 is_stmt 0 view .LVU123
 415 00de 7B4B     		ldr	r3, .L49+28
 416 00e0 0022     		movs	r2, #0
 417 00e2 83F81F23 		strb	r2, [r3, #799]
 418              	.LVL19:
 419              		.loc 2 1643 46 view .LVU124
 420              	.LBE19:
 421              	.LBE18:
 133:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_ER_IRQn, I2C_ER_IRQ_PRIORITY);
 422              		.loc 1 133 5 is_stmt 1 view .LVU125
 423              	.LBB20:
 424              	.LBI20:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 425              		.loc 2 1511 22 view .LVU126
 426              	.LBB21:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 427              		.loc 2 1513 3 view .LVU127
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 428              		.loc 2 1515 5 view .LVU128
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 429              		.loc 2 1515 43 is_stmt 0 view .LVU129
 430 00e6 4FF00041 		mov	r1, #-2147483648
 431 00ea 1960     		str	r1, [r3]
 432              	.LVL20:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 433              		.loc 2 1515 43 view .LVU130
 434              	.LBE21:
 435              	.LBE20:
 134:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_ER_IRQn);
 436              		.loc 1 134 5 is_stmt 1 view .LVU131
 437              	.LBB22:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 44


 438              	.LBI22:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 439              		.loc 2 1639 22 view .LVU132
 440              	.LBB23:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 441              		.loc 2 1641 3 view .LVU133
 442              		.loc 2 1643 5 view .LVU134
 443              		.loc 2 1643 46 is_stmt 0 view .LVU135
 444 00ec 83F82023 		strb	r2, [r3, #800]
 445              	.LVL21:
 446              		.loc 2 1643 46 view .LVU136
 447              	.LBE23:
 448              	.LBE22:
 135:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;     // Enable the I2C1 clock
 449              		.loc 1 135 5 is_stmt 1 view .LVU137
 450              	.LBB24:
 451              	.LBI24:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 452              		.loc 2 1511 22 view .LVU138
 453              	.LBB25:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 454              		.loc 2 1513 3 view .LVU139
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 455              		.loc 2 1515 5 view .LVU140
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 456              		.loc 2 1515 43 is_stmt 0 view .LVU141
 457 00f0 0122     		movs	r2, #1
 458 00f2 5A60     		str	r2, [r3, #4]
 459              	.LVL22:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 460              		.loc 2 1515 43 view .LVU142
 461              	.LBE25:
 462              	.LBE24:
 136:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; // Make sure peripheral not in reset
 463              		.loc 1 136 5 is_stmt 1 view .LVU143
 136:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; // Make sure peripheral not in reset
 464              		.loc 1 136 8 is_stmt 0 view .LVU144
 465 00f4 764B     		ldr	r3, .L49+32
 466 00f6 DA69     		ldr	r2, [r3, #28]
 136:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; // Make sure peripheral not in reset
 467              		.loc 1 136 18 view .LVU145
 468 00f8 42F40012 		orr	r2, r2, #2097152
 469 00fc DA61     		str	r2, [r3, #28]
 137:Core/Src/hw_i2c.c ****     break;
 470              		.loc 1 137 5 is_stmt 1 view .LVU146
 137:Core/Src/hw_i2c.c ****     break;
 471              		.loc 1 137 8 is_stmt 0 view .LVU147
 472 00fe 1A69     		ldr	r2, [r3, #16]
 137:Core/Src/hw_i2c.c ****     break;
 473              		.loc 1 137 19 view .LVU148
 474 0100 22F40012 		bic	r2, r2, #2097152
 475 0104 1A61     		str	r2, [r3, #16]
 138:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 476              		.loc 1 138 5 is_stmt 1 view .LVU149
 477              	.L31:
 150:Core/Src/hw_i2c.c ****   }
 478              		.loc 1 150 5 view .LVU150
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 45


 154:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 479              		.loc 1 154 3 view .LVU151
 154:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 480              		.loc 1 154 7 is_stmt 0 view .LVU152
 481 0106 6368     		ldr	r3, [r4, #4]
 154:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 482              		.loc 1 154 13 view .LVU153
 483 0108 23F40063 		bic	r3, r3, #2048
 484 010c 6360     		str	r3, [r4, #4]
 155:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 485              		.loc 1 155 3 is_stmt 1 view .LVU154
 155:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 486              		.loc 1 155 7 is_stmt 0 view .LVU155
 487 010e 6368     		ldr	r3, [r4, #4]
 155:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 488              		.loc 1 155 13 view .LVU156
 489 0110 23F48063 		bic	r3, r3, #1024
 490 0114 6360     		str	r3, [r4, #4]
 156:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 491              		.loc 1 156 3 is_stmt 1 view .LVU157
 156:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 492              		.loc 1 156 7 is_stmt 0 view .LVU158
 493 0116 6368     		ldr	r3, [r4, #4]
 156:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 494              		.loc 1 156 13 view .LVU159
 495 0118 43F40073 		orr	r3, r3, #512
 496 011c 6360     		str	r3, [r4, #4]
 157:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 497              		.loc 1 157 3 is_stmt 1 view .LVU160
 157:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 498              		.loc 1 157 7 is_stmt 0 view .LVU161
 499 011e 6368     		ldr	r3, [r4, #4]
 157:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 500              		.loc 1 157 13 view .LVU162
 501 0120 43F48073 		orr	r3, r3, #256
 502 0124 6360     		str	r3, [r4, #4]
 158:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 503              		.loc 1 158 3 is_stmt 1 view .LVU163
 158:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 504              		.loc 1 158 7 is_stmt 0 view .LVU164
 505 0126 6368     		ldr	r3, [r4, #4]
 158:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 506              		.loc 1 158 13 view .LVU165
 507 0128 23F03F03 		bic	r3, r3, #63
 508 012c 6360     		str	r3, [r4, #4]
 159:Core/Src/hw_i2c.c ****   {
 509              		.loc 1 159 3 is_stmt 1 view .LVU166
 159:Core/Src/hw_i2c.c ****   {
 510              		.loc 1 159 14 is_stmt 0 view .LVU167
 511 012e 684B     		ldr	r3, .L49+32
 512 0130 5B68     		ldr	r3, [r3, #4]
 159:Core/Src/hw_i2c.c ****   {
 513              		.loc 1 159 21 view .LVU168
 514 0132 03F46053 		and	r3, r3, #14336
 159:Core/Src/hw_i2c.c ****   {
 515              		.loc 1 159 3 view .LVU169
 516 0136 B3F5405F 		cmp	r3, #12288
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 46


 517 013a 43D0     		beq	.L32
 518 013c 23D8     		bhi	.L33
 519 013e B3F5005F 		cmp	r3, #8192
 520 0142 49D0     		beq	.L34
 521 0144 B3F5205F 		cmp	r3, #10240
 522 0148 50D1     		bne	.L36
 168:Core/Src/hw_i2c.c ****     break;
 523              		.loc 1 168 5 is_stmt 1 view .LVU170
 168:Core/Src/hw_i2c.c ****     break;
 524              		.loc 1 168 9 is_stmt 0 view .LVU171
 525 014a 6368     		ldr	r3, [r4, #4]
 168:Core/Src/hw_i2c.c ****     break;
 526              		.loc 1 168 18 view .LVU172
 527 014c 614A     		ldr	r2, .L49+36
 528 014e 1268     		ldr	r2, [r2]
 529 0150 6149     		ldr	r1, .L49+40
 530 0152 A1FB0212 		umull	r1, r2, r1, r2
 168:Core/Src/hw_i2c.c ****     break;
 531              		.loc 1 168 15 view .LVU173
 532 0156 43EA1253 		orr	r3, r3, r2, lsr #20
 533 015a 6360     		str	r3, [r4, #4]
 169:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV2:
 534              		.loc 1 169 5 is_stmt 1 view .LVU174
 535 015c 1FE0     		b	.L37
 536              	.L30:
 141:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_EV_IRQn);
 537              		.loc 1 141 5 view .LVU175
 538              	.LVL23:
 539              	.LBB26:
 540              	.LBI26:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 541              		.loc 2 1639 22 view .LVU176
 542              	.LBB27:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 543              		.loc 2 1641 3 view .LVU177
 544              		.loc 2 1643 5 view .LVU178
 545              		.loc 2 1643 46 is_stmt 0 view .LVU179
 546 015e 5B4B     		ldr	r3, .L49+28
 547 0160 0022     		movs	r2, #0
 548 0162 83F82123 		strb	r2, [r3, #801]
 549              	.LVL24:
 550              		.loc 2 1643 46 view .LVU180
 551              	.LBE27:
 552              	.LBE26:
 142:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_ER_IRQn, I2C_ER_IRQ_PRIORITY);
 553              		.loc 1 142 5 is_stmt 1 view .LVU181
 554              	.LBB28:
 555              	.LBI28:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 556              		.loc 2 1511 22 view .LVU182
 557              	.LBB29:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 558              		.loc 2 1513 3 view .LVU183
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 559              		.loc 2 1515 5 view .LVU184
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 560              		.loc 2 1515 43 is_stmt 0 view .LVU185
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 47


 561 0166 0221     		movs	r1, #2
 562 0168 5960     		str	r1, [r3, #4]
 563              	.LVL25:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 564              		.loc 2 1515 43 view .LVU186
 565              	.LBE29:
 566              	.LBE28:
 143:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_ER_IRQn);
 567              		.loc 1 143 5 is_stmt 1 view .LVU187
 568              	.LBB30:
 569              	.LBI30:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 570              		.loc 2 1639 22 view .LVU188
 571              	.LBB31:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 572              		.loc 2 1641 3 view .LVU189
 573              		.loc 2 1643 5 view .LVU190
 574              		.loc 2 1643 46 is_stmt 0 view .LVU191
 575 016a 83F82223 		strb	r2, [r3, #802]
 576              	.LVL26:
 577              		.loc 2 1643 46 view .LVU192
 578              	.LBE31:
 579              	.LBE30:
 144:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;     // Enable the I2C2 clock
 580              		.loc 1 144 5 is_stmt 1 view .LVU193
 581              	.LBB32:
 582              	.LBI32:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 583              		.loc 2 1511 22 view .LVU194
 584              	.LBB33:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 585              		.loc 2 1513 3 view .LVU195
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 586              		.loc 2 1515 5 view .LVU196
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 587              		.loc 2 1515 43 is_stmt 0 view .LVU197
 588 016e 0422     		movs	r2, #4
 589 0170 5A60     		str	r2, [r3, #4]
 590              	.LVL27:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 591              		.loc 2 1515 43 view .LVU198
 592              	.LBE33:
 593              	.LBE32:
 145:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST; // Make sure peripheral not in reset
 594              		.loc 1 145 5 is_stmt 1 view .LVU199
 145:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST; // Make sure peripheral not in reset
 595              		.loc 1 145 8 is_stmt 0 view .LVU200
 596 0172 574B     		ldr	r3, .L49+32
 597 0174 DA69     		ldr	r2, [r3, #28]
 145:Core/Src/hw_i2c.c ****     RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST; // Make sure peripheral not in reset
 598              		.loc 1 145 18 view .LVU201
 599 0176 42F48002 		orr	r2, r2, #4194304
 600 017a DA61     		str	r2, [r3, #28]
 146:Core/Src/hw_i2c.c ****     break;
 601              		.loc 1 146 5 is_stmt 1 view .LVU202
 146:Core/Src/hw_i2c.c ****     break;
 602              		.loc 1 146 8 is_stmt 0 view .LVU203
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 48


 603 017c 1A69     		ldr	r2, [r3, #16]
 146:Core/Src/hw_i2c.c ****     break;
 604              		.loc 1 146 19 view .LVU204
 605 017e 22F48002 		bic	r2, r2, #4194304
 606 0182 1A61     		str	r2, [r3, #16]
 147:Core/Src/hw_i2c.c ****   default:
 607              		.loc 1 147 5 is_stmt 1 view .LVU205
 608 0184 BFE7     		b	.L31
 609              	.L33:
 159:Core/Src/hw_i2c.c ****   {
 610              		.loc 1 159 3 is_stmt 0 view .LVU206
 611 0186 B3F5605F 		cmp	r3, #14336
 612 018a 2FD1     		bne	.L36
 162:Core/Src/hw_i2c.c ****     break;
 613              		.loc 1 162 5 is_stmt 1 view .LVU207
 162:Core/Src/hw_i2c.c ****     break;
 614              		.loc 1 162 9 is_stmt 0 view .LVU208
 615 018c 6368     		ldr	r3, [r4, #4]
 162:Core/Src/hw_i2c.c ****     break;
 616              		.loc 1 162 18 view .LVU209
 617 018e 514A     		ldr	r2, .L49+36
 618 0190 1268     		ldr	r2, [r2]
 619 0192 5149     		ldr	r1, .L49+40
 620 0194 A1FB0212 		umull	r1, r2, r1, r2
 162:Core/Src/hw_i2c.c ****     break;
 621              		.loc 1 162 15 view .LVU210
 622 0198 43EA9253 		orr	r3, r3, r2, lsr #22
 623 019c 6360     		str	r3, [r4, #4]
 163:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV8:
 624              		.loc 1 163 5 is_stmt 1 view .LVU211
 625              	.L37:
 177:Core/Src/hw_i2c.c **** 
 626              		.loc 1 177 3 view .LVU212
 177:Core/Src/hw_i2c.c **** 
 627              		.loc 1 177 31 is_stmt 0 view .LVU213
 628 019e 6068     		ldr	r0, [r4, #4]
 177:Core/Src/hw_i2c.c **** 
 629              		.loc 1 177 17 view .LVU214
 630 01a0 40F03F00 		orr	r0, r0, #63
 631 01a4 FFF7FEFF 		bl	__aeabi_ui2f
 632              	.LVL28:
 181:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 633              		.loc 1 181 3 is_stmt 1 view .LVU215
 181:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 634              		.loc 1 181 6 is_stmt 0 view .LVU216
 635 01a8 494A     		ldr	r2, .L49+32
 636 01aa 9369     		ldr	r3, [r2, #24]
 181:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 637              		.loc 1 181 16 view .LVU217
 638 01ac 43F00903 		orr	r3, r3, #9
 639 01b0 9361     		str	r3, [r2, #24]
 182:Core/Src/hw_i2c.c ****   switch (spd)
 640              		.loc 1 182 3 is_stmt 1 view .LVU218
 182:Core/Src/hw_i2c.c ****   switch (spd)
 641              		.loc 1 182 7 is_stmt 0 view .LVU219
 642 01b2 236A     		ldr	r3, [r4, #32]
 182:Core/Src/hw_i2c.c ****   switch (spd)
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 49


 643              		.loc 1 182 15 view .LVU220
 644 01b4 23F03F03 		bic	r3, r3, #63
 645 01b8 2362     		str	r3, [r4, #32]
 183:Core/Src/hw_i2c.c ****   {
 646              		.loc 1 183 3 is_stmt 1 view .LVU221
 647 01ba 0FB3     		cbz	r7, .L38
 648 01bc 012F     		cmp	r7, #1
 649 01be 4DD0     		beq	.L39
 650 01c0 0126     		movs	r6, #1
 651 01c2 6DE0     		b	.L20
 652              	.LVL29:
 653              	.L32:
 165:Core/Src/hw_i2c.c ****     break;
 654              		.loc 1 165 5 view .LVU222
 165:Core/Src/hw_i2c.c ****     break;
 655              		.loc 1 165 9 is_stmt 0 view .LVU223
 656 01c4 6368     		ldr	r3, [r4, #4]
 165:Core/Src/hw_i2c.c ****     break;
 657              		.loc 1 165 18 view .LVU224
 658 01c6 434A     		ldr	r2, .L49+36
 659 01c8 1268     		ldr	r2, [r2]
 660 01ca 4349     		ldr	r1, .L49+40
 661 01cc A1FB0212 		umull	r1, r2, r1, r2
 165:Core/Src/hw_i2c.c ****     break;
 662              		.loc 1 165 15 view .LVU225
 663 01d0 43EA5253 		orr	r3, r3, r2, lsr #21
 664 01d4 6360     		str	r3, [r4, #4]
 166:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV4:
 665              		.loc 1 166 5 is_stmt 1 view .LVU226
 666 01d6 E2E7     		b	.L37
 667              	.L34:
 171:Core/Src/hw_i2c.c ****     break;
 668              		.loc 1 171 5 view .LVU227
 171:Core/Src/hw_i2c.c ****     break;
 669              		.loc 1 171 9 is_stmt 0 view .LVU228
 670 01d8 6368     		ldr	r3, [r4, #4]
 171:Core/Src/hw_i2c.c ****     break;
 671              		.loc 1 171 18 view .LVU229
 672 01da 3E4A     		ldr	r2, .L49+36
 673 01dc 1268     		ldr	r2, [r2]
 674 01de 3E49     		ldr	r1, .L49+40
 675 01e0 A1FB0212 		umull	r1, r2, r1, r2
 171:Core/Src/hw_i2c.c ****     break;
 676              		.loc 1 171 15 view .LVU230
 677 01e4 43EAD243 		orr	r3, r3, r2, lsr #19
 678 01e8 6360     		str	r3, [r4, #4]
 172:Core/Src/hw_i2c.c ****   default:
 679              		.loc 1 172 5 is_stmt 1 view .LVU231
 680 01ea D8E7     		b	.L37
 681              	.L36:
 174:Core/Src/hw_i2c.c ****     break;
 682              		.loc 1 174 5 view .LVU232
 174:Core/Src/hw_i2c.c ****     break;
 683              		.loc 1 174 9 is_stmt 0 view .LVU233
 684 01ec 6368     		ldr	r3, [r4, #4]
 174:Core/Src/hw_i2c.c ****     break;
 685              		.loc 1 174 18 view .LVU234
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 50


 686 01ee 394A     		ldr	r2, .L49+36
 687 01f0 1268     		ldr	r2, [r2]
 688 01f2 3949     		ldr	r1, .L49+40
 689 01f4 A1FB0212 		umull	r1, r2, r1, r2
 174:Core/Src/hw_i2c.c ****     break;
 690              		.loc 1 174 15 view .LVU235
 691 01f8 43EA9243 		orr	r3, r3, r2, lsr #18
 692 01fc 6360     		str	r3, [r4, #4]
 175:Core/Src/hw_i2c.c ****   }
 693              		.loc 1 175 5 is_stmt 1 view .LVU236
 694 01fe CEE7     		b	.L37
 695              	.LVL30:
 696              	.L38:
 186:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * core_freq_mhz); // Set clock for 100kHz
 697              		.loc 1 186 5 view .LVU237
 186:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * core_freq_mhz); // Set clock for 100kHz
 698              		.loc 1 186 9 is_stmt 0 view .LVU238
 699 0200 E369     		ldr	r3, [r4, #28]
 186:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * core_freq_mhz); // Set clock for 100kHz
 700              		.loc 1 186 15 view .LVU239
 701 0202 23F40043 		bic	r3, r3, #32768
 702 0206 E361     		str	r3, [r4, #28]
 187:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 703              		.loc 1 187 5 is_stmt 1 view .LVU240
 187:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 704              		.loc 1 187 32 is_stmt 0 view .LVU241
 705 0208 FFF7FEFF 		bl	__aeabi_f2d
 706              	.LVL31:
 187:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 707              		.loc 1 187 32 view .LVU242
 708 020c 0022     		movs	r2, #0
 709 020e 334B     		ldr	r3, .L49+44
 710 0210 FFF7FEFF 		bl	__aeabi_dmul
 711              	.LVL32:
 187:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 712              		.loc 1 187 17 view .LVU243
 713 0214 FFF7FEFF 		bl	__aeabi_d2uiz
 714              	.LVL33:
 187:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 715              		.loc 1 187 15 view .LVU244
 716 0218 E061     		str	r0, [r4, #28]
 188:Core/Src/hw_i2c.c ****     // i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 717              		.loc 1 188 5 is_stmt 1 view .LVU245
 188:Core/Src/hw_i2c.c ****     // i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 718              		.loc 1 188 9 is_stmt 0 view .LVU246
 719 021a 236A     		ldr	r3, [r4, #32]
 188:Core/Src/hw_i2c.c ****     // i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 720              		.loc 1 188 17 view .LVU247
 721 021c 43F02503 		orr	r3, r3, #37
 722 0220 2362     		str	r3, [r4, #32]
 190:Core/Src/hw_i2c.c ****     break;
 723              		.loc 1 190 5 is_stmt 1 view .LVU248
 190:Core/Src/hw_i2c.c ****     break;
 724              		.loc 1 190 21 is_stmt 0 view .LVU249
 725 0222 E369     		ldr	r3, [r4, #28]
 190:Core/Src/hw_i2c.c ****     break;
 726              		.loc 1 190 15 view .LVU250
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 51


 727 0224 E361     		str	r3, [r4, #28]
 191:Core/Src/hw_i2c.c ****   case I2C_SPD_FAST:
 728              		.loc 1 191 5 is_stmt 1 view .LVU251
 729              	.L41:
 211:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 730              		.loc 1 211 38 discriminator 3 view .LVU252
 211:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 731              		.loc 1 211 15 is_stmt 0 discriminator 3 view .LVU253
 732 0226 2368     		ldr	r3, [r4]
 211:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 733              		.loc 1 211 38 discriminator 3 view .LVU254
 734 0228 13F4807F 		tst	r3, #256
 735 022c FBD1     		bne	.L41
 211:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 736              		.loc 1 211 47 discriminator 2 view .LVU255
 737 022e 2368     		ldr	r3, [r4]
 211:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 738              		.loc 1 211 38 discriminator 2 view .LVU256
 739 0230 13F4007F 		tst	r3, #512
 740 0234 F7D1     		bne	.L41
 213:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 741              		.loc 1 213 3 is_stmt 1 view .LVU257
 213:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 742              		.loc 1 213 7 is_stmt 0 view .LVU258
 743 0236 2368     		ldr	r3, [r4]
 213:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 744              		.loc 1 213 13 view .LVU259
 745 0238 23F08003 		bic	r3, r3, #128
 746 023c 2360     		str	r3, [r4]
 214:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 747              		.loc 1 214 3 is_stmt 1 view .LVU260
 214:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 748              		.loc 1 214 7 is_stmt 0 view .LVU261
 749 023e 2368     		ldr	r3, [r4]
 214:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 750              		.loc 1 214 13 view .LVU262
 751 0240 23F04003 		bic	r3, r3, #64
 752 0244 2360     		str	r3, [r4]
 215:Core/Src/hw_i2c.c **** 
 753              		.loc 1 215 3 is_stmt 1 view .LVU263
 215:Core/Src/hw_i2c.c **** 
 754              		.loc 1 215 7 is_stmt 0 view .LVU264
 755 0246 2368     		ldr	r3, [r4]
 215:Core/Src/hw_i2c.c **** 
 756              		.loc 1 215 13 view .LVU265
 757 0248 23F00203 		bic	r3, r3, #2
 758 024c 2360     		str	r3, [r4]
 218:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 759              		.loc 1 218 3 is_stmt 1 view .LVU266
 218:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 760              		.loc 1 218 14 is_stmt 0 view .LVU267
 761 024e 3223     		movs	r3, #50
 762 0250 A360     		str	r3, [r4, #8]
 219:Core/Src/hw_i2c.c **** 
 763              		.loc 1 219 3 is_stmt 1 view .LVU268
 219:Core/Src/hw_i2c.c **** 
 764              		.loc 1 219 14 is_stmt 0 view .LVU269
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 52


 765 0252 E360     		str	r3, [r4, #12]
 222:Core/Src/hw_i2c.c **** 
 766              		.loc 1 222 3 is_stmt 1 view .LVU270
 767 0254 2846     		mov	r0, r5
 768 0256 FFF7FEFF 		bl	i2c_enable_periph
 769              	.LVL34:
 229:Core/Src/hw_i2c.c **** }
 770              		.loc 1 229 3 view .LVU271
 229:Core/Src/hw_i2c.c **** }
 771              		.loc 1 229 10 is_stmt 0 view .LVU272
 772 025a 21E0     		b	.L20
 773              	.LVL35:
 774              	.L39:
 193:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY; // Set low period double that of high
 775              		.loc 1 193 5 is_stmt 1 view .LVU273
 193:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY; // Set low period double that of high
 776              		.loc 1 193 9 is_stmt 0 view .LVU274
 777 025c E369     		ldr	r3, [r4, #28]
 193:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY; // Set low period double that of high
 778              		.loc 1 193 15 view .LVU275
 779 025e 43F40043 		orr	r3, r3, #32768
 780 0262 E361     		str	r3, [r4, #28]
 194:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY)
 781              		.loc 1 194 5 is_stmt 1 view .LVU276
 194:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY)
 782              		.loc 1 194 9 is_stmt 0 view .LVU277
 783 0264 E369     		ldr	r3, [r4, #28]
 194:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY)
 784              		.loc 1 194 15 view .LVU278
 785 0266 23F48043 		bic	r3, r3, #16384
 786 026a E361     		str	r3, [r4, #28]
 195:Core/Src/hw_i2c.c ****     {
 787              		.loc 1 195 5 is_stmt 1 view .LVU279
 195:Core/Src/hw_i2c.c ****     {
 788              		.loc 1 195 13 is_stmt 0 view .LVU280
 789 026c E369     		ldr	r3, [r4, #28]
 197:Core/Src/hw_i2c.c ****     }
 790              		.loc 1 197 7 is_stmt 1 view .LVU281
 197:Core/Src/hw_i2c.c ****     }
 791              		.loc 1 197 40 is_stmt 0 view .LVU282
 792 026e FFF7FEFF 		bl	__aeabi_f2d
 793              	.LVL36:
 197:Core/Src/hw_i2c.c ****     }
 794              		.loc 1 197 40 view .LVU283
 795 0272 8046     		mov	r8, r0
 796 0274 8946     		mov	r9, r1
 797 0276 0EA3     		adr	r3, .L49
 798 0278 D3E90023 		ldrd	r2, [r3]
 799 027c FFF7FEFF 		bl	__aeabi_dmul
 800              	.LVL37:
 197:Core/Src/hw_i2c.c ****     }
 801              		.loc 1 197 19 view .LVU284
 802 0280 FFF7FEFF 		bl	__aeabi_d2uiz
 803              	.LVL38:
 197:Core/Src/hw_i2c.c ****     }
 804              		.loc 1 197 17 view .LVU285
 805 0284 E061     		str	r0, [r4, #28]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 53


 203:Core/Src/hw_i2c.c ****     break;
 806              		.loc 1 203 5 is_stmt 1 view .LVU286
 203:Core/Src/hw_i2c.c ****     break;
 807              		.loc 1 203 35 is_stmt 0 view .LVU287
 808 0286 0CA3     		adr	r3, .L49+8
 809 0288 D3E90023 		ldrd	r2, [r3]
 810 028c 4046     		mov	r0, r8
 811 028e 4946     		mov	r1, r9
 812 0290 FFF7FEFF 		bl	__aeabi_dmul
 813              	.LVL39:
 203:Core/Src/hw_i2c.c ****     break;
 814              		.loc 1 203 20 view .LVU288
 815 0294 FFF7FEFF 		bl	__aeabi_d2uiz
 816              	.LVL40:
 203:Core/Src/hw_i2c.c ****     break;
 817              		.loc 1 203 53 view .LVU289
 818 0298 0130     		adds	r0, r0, #1
 203:Core/Src/hw_i2c.c ****     break;
 819              		.loc 1 203 17 view .LVU290
 820 029a 2062     		str	r0, [r4, #32]
 204:Core/Src/hw_i2c.c ****   default:
 821              		.loc 1 204 5 is_stmt 1 view .LVU291
 822 029c C3E7     		b	.L41
 823              	.LVL41:
 824              	.L44:
  60:Core/Src/hw_i2c.c ****   {
 825              		.loc 1 60 3 is_stmt 0 view .LVU292
 826 029e 0126     		movs	r6, #1
 827              	.LVL42:
 828              	.L20:
 230:Core/Src/hw_i2c.c **** 
 829              		.loc 1 230 1 view .LVU293
 830 02a0 3046     		mov	r0, r6
 831 02a2 07B0     		add	sp, sp, #28
 832              		.cfi_remember_state
 833              		.cfi_def_cfa_offset 28
 834              		@ sp needed
 835 02a4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 836              	.LVL43:
 837              	.L46:
 838              		.cfi_restore_state
 112:Core/Src/hw_i2c.c **** 
 839              		.loc 1 112 3 view .LVU294
 840 02a8 0126     		movs	r6, #1
 841 02aa F9E7     		b	.L20
 842              	.L50:
 843 02ac AFF30080 		.align	3
 844              	.L49:
 845 02b0 ABAAAAAA 		.word	-1431655765
 846 02b4 AAAAEA3F 		.word	1072343722
 847 02b8 33333333 		.word	858993459
 848 02bc 3333D33F 		.word	1070805811
 849 02c0 00580040 		.word	1073764352
 850 02c4 00540040 		.word	1073763328
 851 02c8 00000140 		.word	1073807360
 852 02cc 00E100E0 		.word	-536813312
 853 02d0 00100240 		.word	1073876992
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 54


 854 02d4 00000000 		.word	SystemCoreClock
 855 02d8 83DE1B43 		.word	1125899907
 856 02dc 00001440 		.word	1075052544
 857              		.cfi_endproc
 858              	.LFE65:
 860              		.section	.text.i2c_nack_bit,"ax",%progbits
 861              		.align	1
 862              		.global	i2c_nack_bit
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 867              	i2c_nack_bit:
 868              	.LVL44:
 869              	.LFB69:
 286:Core/Src/hw_i2c.c **** 
 287:Core/Src/hw_i2c.c **** void i2c_nack_bit(I2C_PERIPH periph)
 288:Core/Src/hw_i2c.c **** {
 870              		.loc 1 288 1 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 0
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874              		@ link register save eliminated.
 289:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 290:Core/Src/hw_i2c.c ****   switch (periph)
 875              		.loc 1 290 3 view .LVU296
 876 0000 10B1     		cbz	r0, .L52
 877 0002 0128     		cmp	r0, #1
 878 0004 06D0     		beq	.L53
 879 0006 7047     		bx	lr
 880              	.L52:
 291:Core/Src/hw_i2c.c ****   {
 292:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 293:Core/Src/hw_i2c.c ****     I2C1->CR1 &= ~I2C_CR1_ACK;
 881              		.loc 1 293 5 view .LVU297
 882              		.loc 1 293 9 is_stmt 0 view .LVU298
 883 0008 054A     		ldr	r2, .L55
 884 000a 1368     		ldr	r3, [r2]
 885              		.loc 1 293 15 view .LVU299
 886 000c 23F48063 		bic	r3, r3, #1024
 887 0010 1360     		str	r3, [r2]
 294:Core/Src/hw_i2c.c ****     break;
 888              		.loc 1 294 5 is_stmt 1 view .LVU300
 889 0012 7047     		bx	lr
 890              	.L53:
 295:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 296:Core/Src/hw_i2c.c ****     I2C2->CR1 &= ~I2C_CR1_ACK;
 891              		.loc 1 296 5 view .LVU301
 892              		.loc 1 296 9 is_stmt 0 view .LVU302
 893 0014 034A     		ldr	r2, .L55+4
 894 0016 1368     		ldr	r3, [r2]
 895              		.loc 1 296 15 view .LVU303
 896 0018 23F48063 		bic	r3, r3, #1024
 897 001c 1360     		str	r3, [r2]
 297:Core/Src/hw_i2c.c ****     break;
 898              		.loc 1 297 5 is_stmt 1 view .LVU304
 298:Core/Src/hw_i2c.c ****   default:
 299:Core/Src/hw_i2c.c ****     break;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 55


 300:Core/Src/hw_i2c.c ****   }
 301:Core/Src/hw_i2c.c **** }
 899              		.loc 1 301 1 is_stmt 0 view .LVU305
 900 001e 7047     		bx	lr
 901              	.L56:
 902              		.align	2
 903              	.L55:
 904 0020 00540040 		.word	1073763328
 905 0024 00580040 		.word	1073764352
 906              		.cfi_endproc
 907              	.LFE69:
 909              		.section	.text.i2c_disable_periph,"ax",%progbits
 910              		.align	1
 911              		.global	i2c_disable_periph
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 916              	i2c_disable_periph:
 917              	.LVL45:
 918              	.LFB70:
 302:Core/Src/hw_i2c.c **** 
 303:Core/Src/hw_i2c.c **** void i2c_disable_periph(I2C_PERIPH periph)
 304:Core/Src/hw_i2c.c **** {
 919              		.loc 1 304 1 is_stmt 1 view -0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 923              		@ link register save eliminated.
 305:Core/Src/hw_i2c.c ****   /* disable peripheral */
 306:Core/Src/hw_i2c.c ****   switch (periph)
 924              		.loc 1 306 3 view .LVU307
 925 0000 10B1     		cbz	r0, .L58
 926 0002 0128     		cmp	r0, #1
 927 0004 06D0     		beq	.L59
 928 0006 7047     		bx	lr
 929              	.L58:
 307:Core/Src/hw_i2c.c ****   {
 308:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 309:Core/Src/hw_i2c.c ****     I2C1->CR1 &= ~I2C_CR1_PE;
 930              		.loc 1 309 5 view .LVU308
 931              		.loc 1 309 9 is_stmt 0 view .LVU309
 932 0008 054A     		ldr	r2, .L61
 933 000a 1368     		ldr	r3, [r2]
 934              		.loc 1 309 15 view .LVU310
 935 000c 23F00103 		bic	r3, r3, #1
 936 0010 1360     		str	r3, [r2]
 310:Core/Src/hw_i2c.c ****     break;
 937              		.loc 1 310 5 is_stmt 1 view .LVU311
 938 0012 7047     		bx	lr
 939              	.L59:
 311:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 312:Core/Src/hw_i2c.c ****     I2C2->CR1 &= ~I2C_CR1_PE;
 940              		.loc 1 312 5 view .LVU312
 941              		.loc 1 312 9 is_stmt 0 view .LVU313
 942 0014 034A     		ldr	r2, .L61+4
 943 0016 1368     		ldr	r3, [r2]
 944              		.loc 1 312 15 view .LVU314
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 56


 945 0018 23F00103 		bic	r3, r3, #1
 946 001c 1360     		str	r3, [r2]
 313:Core/Src/hw_i2c.c ****     break;
 947              		.loc 1 313 5 is_stmt 1 view .LVU315
 314:Core/Src/hw_i2c.c ****   default:
 315:Core/Src/hw_i2c.c ****     break;
 316:Core/Src/hw_i2c.c ****   }
 317:Core/Src/hw_i2c.c **** }
 948              		.loc 1 317 1 is_stmt 0 view .LVU316
 949 001e 7047     		bx	lr
 950              	.L62:
 951              		.align	2
 952              	.L61:
 953 0020 00540040 		.word	1073763328
 954 0024 00580040 		.word	1073764352
 955              		.cfi_endproc
 956              	.LFE70:
 958              		.section	.text.i2c_start,"ax",%progbits
 959              		.align	1
 960              		.global	i2c_start
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 965              	i2c_start:
 966              	.LVL46:
 967              	.LFB71:
 318:Core/Src/hw_i2c.c **** 
 319:Core/Src/hw_i2c.c **** void i2c_start(I2C_PERIPH periph)
 320:Core/Src/hw_i2c.c **** {
 968              		.loc 1 320 1 is_stmt 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 321:Core/Src/hw_i2c.c ****   /* I2C base address */
 322:Core/Src/hw_i2c.c ****   I2C_TypeDef *i2cx;
 973              		.loc 1 322 3 view .LVU318
 323:Core/Src/hw_i2c.c ****   /* GPIO handlers */
 324:Core/Src/hw_i2c.c ****   stmgpio_t pin_i2c_scl, pin_i2c_sda;
 974              		.loc 1 324 3 view .LVU319
 325:Core/Src/hw_i2c.c **** 
 326:Core/Src/hw_i2c.c ****   /* set peripheral pointer for later use */
 327:Core/Src/hw_i2c.c ****   switch (periph)
 975              		.loc 1 327 3 view .LVU320
 976 0000 0128     		cmp	r0, #1
 977 0002 00D9     		bls	.L65
 978              	.L63:
 328:Core/Src/hw_i2c.c ****   {
 329:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 330:Core/Src/hw_i2c.c ****     i2cx = I2C1;
 331:Core/Src/hw_i2c.c ****     break;
 332:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 333:Core/Src/hw_i2c.c ****     i2cx = I2C2;
 334:Core/Src/hw_i2c.c ****     break;
 335:Core/Src/hw_i2c.c ****   default:
 336:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 337:Core/Src/hw_i2c.c ****     break;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 57


 338:Core/Src/hw_i2c.c ****   }
 339:Core/Src/hw_i2c.c **** 
 340:Core/Src/hw_i2c.c ****   /* trigger start bit to be sent */
 341:Core/Src/hw_i2c.c ****   I2C1->CR1 |= I2C_CR1_START;
 342:Core/Src/hw_i2c.c **** 
 343:Core/Src/hw_i2c.c ****   /* Workaround: Errata 2.8.7 can't start due to analogue filters 
 344:Core/Src/hw_i2c.c ****   if (!(I2C1->SR2 & I2C_SR2_BUSY))
 345:Core/Src/hw_i2c.c ****   {
 346:Core/Src/hw_i2c.c ****     // Step 1
 347:Core/Src/hw_i2c.c ****     I2C1->CR1 &= ~I2C_CR1_PE;
 348:Core/Src/hw_i2c.c ****     // Step 2
 349:Core/Src/hw_i2c.c ****     GPIOB->CRH &= 0xFF00;
 350:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0077; // General Purpose Output Open-Drain
 351:Core/Src/hw_i2c.c ****     GPIOB->ODR |= 0x0003 << 8; // Write high
 352:Core/Src/hw_i2c.c ****     // Step 3
 353:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR &= 0x0003 << 8)); // check in IDR
 354:Core/Src/hw_i2c.c ****     // Step 4
 355:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0070; // General Purpose Output Open-Drain
 356:Core/Src/hw_i2c.c ****     GPIOB->ODR &= ~(0x0002 << 8); // Write low
 357:Core/Src/hw_i2c.c ****     // Step 5
 358:Core/Src/hw_i2c.c ****     while (GPIOB->IDR & (0x0002 << 8));
 359:Core/Src/hw_i2c.c ****     // Step 6
 360:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0007; // General Purpose Output Open-Drain
 361:Core/Src/hw_i2c.c ****     GPIOB->ODR &= ~(0x0001 << 8); // Write low
 362:Core/Src/hw_i2c.c ****     // Step 7
 363:Core/Src/hw_i2c.c ****     while (GPIOB->IDR & (0x0001 << 8));
 364:Core/Src/hw_i2c.c ****     // Step 8
 365:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0007; // General Purpose Output Open-Drain
 366:Core/Src/hw_i2c.c ****     GPIOB->ODR |= 0x0001 << 8; // Write high
 367:Core/Src/hw_i2c.c ****     // Step 9
 368:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR & (0x0001 << 8)));
 369:Core/Src/hw_i2c.c ****     // Step 10
 370:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0070; // General Purpose Output Open-Drain
 371:Core/Src/hw_i2c.c ****     GPIOB->ODR |= 0x0002 << 8; // Write high
 372:Core/Src/hw_i2c.c ****     // Step 11
 373:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR & (0x0002 << 8)));
 374:Core/Src/hw_i2c.c ****     // Step 12
 375:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x00FF; // Alt Func Open-Drain
 376:Core/Src/hw_i2c.c ****     // Step 13
 377:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_SWRST;
 378:Core/Src/hw_i2c.c ****     // Step 14
 379:Core/Src/hw_i2c.c ****     I2C1->CR1 &= ~I2C_CR1_SWRST;
 380:Core/Src/hw_i2c.c ****     // Step 15
 381:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_PE;
 382:Core/Src/hw_i2c.c ****   }
 383:Core/Src/hw_i2c.c ****   */
 384:Core/Src/hw_i2c.c **** }
 979              		.loc 1 384 1 is_stmt 0 view .LVU321
 980 0004 7047     		bx	lr
 981              	.L65:
 337:Core/Src/hw_i2c.c ****   }
 982              		.loc 1 337 5 is_stmt 1 view .LVU322
 341:Core/Src/hw_i2c.c **** 
 983              		.loc 1 341 3 view .LVU323
 341:Core/Src/hw_i2c.c **** 
 984              		.loc 1 341 7 is_stmt 0 view .LVU324
 985 0006 034A     		ldr	r2, .L66
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 58


 986 0008 1368     		ldr	r3, [r2]
 341:Core/Src/hw_i2c.c **** 
 987              		.loc 1 341 13 view .LVU325
 988 000a 43F48073 		orr	r3, r3, #256
 989 000e 1360     		str	r3, [r2]
 990 0010 F8E7     		b	.L63
 991              	.L67:
 992 0012 00BF     		.align	2
 993              	.L66:
 994 0014 00540040 		.word	1073763328
 995              		.cfi_endproc
 996              	.LFE71:
 998              		.section	.text.i2c_stop,"ax",%progbits
 999              		.align	1
 1000              		.global	i2c_stop
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	i2c_stop:
 1006              	.LVL47:
 1007              	.LFB72:
 385:Core/Src/hw_i2c.c **** 
 386:Core/Src/hw_i2c.c **** void i2c_stop(I2C_PERIPH periph)
 387:Core/Src/hw_i2c.c **** {
 1008              		.loc 1 387 1 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012              		@ link register save eliminated.
 388:Core/Src/hw_i2c.c ****   /* trigger start bit to be sent */
 389:Core/Src/hw_i2c.c ****   switch (periph)
 1013              		.loc 1 389 3 view .LVU327
 1014 0000 10B1     		cbz	r0, .L69
 1015 0002 0128     		cmp	r0, #1
 1016 0004 06D0     		beq	.L70
 1017 0006 7047     		bx	lr
 1018              	.L69:
 390:Core/Src/hw_i2c.c ****   {
 391:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 392:Core/Src/hw_i2c.c ****     I2C1->CR1 |= I2C_CR1_STOP;
 1019              		.loc 1 392 5 view .LVU328
 1020              		.loc 1 392 9 is_stmt 0 view .LVU329
 1021 0008 054A     		ldr	r2, .L72
 1022 000a 1368     		ldr	r3, [r2]
 1023              		.loc 1 392 15 view .LVU330
 1024 000c 43F40073 		orr	r3, r3, #512
 1025 0010 1360     		str	r3, [r2]
 393:Core/Src/hw_i2c.c ****     break;
 1026              		.loc 1 393 5 is_stmt 1 view .LVU331
 1027 0012 7047     		bx	lr
 1028              	.L70:
 394:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 395:Core/Src/hw_i2c.c ****     I2C2->CR1 |= I2C_CR1_STOP;
 1029              		.loc 1 395 5 view .LVU332
 1030              		.loc 1 395 9 is_stmt 0 view .LVU333
 1031 0014 034A     		ldr	r2, .L72+4
 1032 0016 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 59


 1033              		.loc 1 395 15 view .LVU334
 1034 0018 43F40073 		orr	r3, r3, #512
 1035 001c 1360     		str	r3, [r2]
 396:Core/Src/hw_i2c.c ****     break;
 1036              		.loc 1 396 5 is_stmt 1 view .LVU335
 397:Core/Src/hw_i2c.c ****   default:
 398:Core/Src/hw_i2c.c ****     break;
 399:Core/Src/hw_i2c.c ****   }
 400:Core/Src/hw_i2c.c **** }
 1037              		.loc 1 400 1 is_stmt 0 view .LVU336
 1038 001e 7047     		bx	lr
 1039              	.L73:
 1040              		.align	2
 1041              	.L72:
 1042 0020 00540040 		.word	1073763328
 1043 0024 00580040 		.word	1073764352
 1044              		.cfi_endproc
 1045              	.LFE72:
 1047              		.section	.text.i2c_recv,"ax",%progbits
 1048              		.align	1
 1049              		.global	i2c_recv
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1054              	i2c_recv:
 1055              	.LVL48:
 1056              	.LFB73:
 401:Core/Src/hw_i2c.c **** 
 402:Core/Src/hw_i2c.c **** int i2c_recv(I2C_PERIPH periph, uint8_t *data)
 403:Core/Src/hw_i2c.c **** {
 1057              		.loc 1 403 1 is_stmt 1 view -0
 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 0
 1060              		@ frame_needed = 0, uses_anonymous_args = 0
 1061              		@ link register save eliminated.
 404:Core/Src/hw_i2c.c ****   switch (periph)
 1062              		.loc 1 404 3 view .LVU338
 1063 0000 18B1     		cbz	r0, .L75
 1064 0002 0128     		cmp	r0, #1
 1065 0004 0BD0     		beq	.L76
 1066 0006 0120     		movs	r0, #1
 1067              	.LVL49:
 1068              		.loc 1 404 3 is_stmt 0 view .LVU339
 1069 0008 7047     		bx	lr
 1070              	.LVL50:
 1071              	.L75:
 405:Core/Src/hw_i2c.c ****   {
 406:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 407:Core/Src/hw_i2c.c ****     ASSERT_BOOL(!(I2C1->SR1 & I2C_SR1_RXNE));
 1072              		.loc 1 407 5 is_stmt 1 view .LVU340
 1073 000a 0C4B     		ldr	r3, .L80
 1074 000c 5B69     		ldr	r3, [r3, #20]
 1075 000e 13F0400F 		tst	r3, #64
 1076 0012 0ED1     		bne	.L78
 408:Core/Src/hw_i2c.c ****     *data = I2C1->DR;
 1077              		.loc 1 408 5 view .LVU341
 1078              		.loc 1 408 17 is_stmt 0 view .LVU342
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 60


 1079 0014 094B     		ldr	r3, .L80
 1080 0016 1B69     		ldr	r3, [r3, #16]
 1081              		.loc 1 408 11 view .LVU343
 1082 0018 0B70     		strb	r3, [r1]
 409:Core/Src/hw_i2c.c ****     break;
 1083              		.loc 1 409 5 is_stmt 1 view .LVU344
 410:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 411:Core/Src/hw_i2c.c ****     ASSERT_BOOL(!(I2C2->SR1 & I2C_SR1_RXNE));
 412:Core/Src/hw_i2c.c ****     *data = I2C2->DR;
 413:Core/Src/hw_i2c.c ****     break;
 414:Core/Src/hw_i2c.c ****   default:
 415:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 416:Core/Src/hw_i2c.c ****     break;
 417:Core/Src/hw_i2c.c ****   }
 418:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 1084              		.loc 1 418 10 is_stmt 0 view .LVU345
 1085 001a 0020     		movs	r0, #0
 1086              	.LVL51:
 409:Core/Src/hw_i2c.c ****     break;
 1087              		.loc 1 409 5 view .LVU346
 1088 001c 7047     		bx	lr
 1089              	.LVL52:
 1090              	.L76:
 411:Core/Src/hw_i2c.c ****     *data = I2C2->DR;
 1091              		.loc 1 411 5 is_stmt 1 view .LVU347
 1092 001e 084B     		ldr	r3, .L80+4
 1093 0020 5B69     		ldr	r3, [r3, #20]
 1094 0022 13F0400F 		tst	r3, #64
 1095 0026 06D1     		bne	.L79
 412:Core/Src/hw_i2c.c ****     break;
 1096              		.loc 1 412 5 view .LVU348
 412:Core/Src/hw_i2c.c ****     break;
 1097              		.loc 1 412 17 is_stmt 0 view .LVU349
 1098 0028 054B     		ldr	r3, .L80+4
 1099 002a 1B69     		ldr	r3, [r3, #16]
 412:Core/Src/hw_i2c.c ****     break;
 1100              		.loc 1 412 11 view .LVU350
 1101 002c 0B70     		strb	r3, [r1]
 413:Core/Src/hw_i2c.c ****   default:
 1102              		.loc 1 413 5 is_stmt 1 view .LVU351
 1103              		.loc 1 418 10 is_stmt 0 view .LVU352
 1104 002e 0020     		movs	r0, #0
 1105              	.LVL53:
 413:Core/Src/hw_i2c.c ****   default:
 1106              		.loc 1 413 5 view .LVU353
 1107 0030 7047     		bx	lr
 1108              	.LVL54:
 1109              	.L78:
 407:Core/Src/hw_i2c.c ****     *data = I2C1->DR;
 1110              		.loc 1 407 5 view .LVU354
 1111 0032 0120     		movs	r0, #1
 1112              	.LVL55:
 407:Core/Src/hw_i2c.c ****     *data = I2C1->DR;
 1113              		.loc 1 407 5 view .LVU355
 1114 0034 7047     		bx	lr
 1115              	.LVL56:
 1116              	.L79:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 61


 411:Core/Src/hw_i2c.c ****     *data = I2C2->DR;
 1117              		.loc 1 411 5 view .LVU356
 1118 0036 0120     		movs	r0, #1
 1119              	.LVL57:
 419:Core/Src/hw_i2c.c **** }
 1120              		.loc 1 419 1 view .LVU357
 1121 0038 7047     		bx	lr
 1122              	.L81:
 1123 003a 00BF     		.align	2
 1124              	.L80:
 1125 003c 00540040 		.word	1073763328
 1126 0040 00580040 		.word	1073764352
 1127              		.cfi_endproc
 1128              	.LFE73:
 1130              		.section	.text.i2c_send_addr,"ax",%progbits
 1131              		.align	1
 1132              		.global	i2c_send_addr
 1133              		.syntax unified
 1134              		.thumb
 1135              		.thumb_func
 1137              	i2c_send_addr:
 1138              	.LVL58:
 1139              	.LFB74:
 420:Core/Src/hw_i2c.c **** 
 421:Core/Src/hw_i2c.c **** int i2c_send_addr(I2C_PERIPH periph, uint8_t *data)
 422:Core/Src/hw_i2c.c **** {
 1140              		.loc 1 422 1 is_stmt 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144              		@ link register save eliminated.
 423:Core/Src/hw_i2c.c ****   //i2c_SR1_dummy_read(periph);
 424:Core/Src/hw_i2c.c ****   switch (periph)
 1145              		.loc 1 424 3 view .LVU359
 1146 0000 18B1     		cbz	r0, .L83
 1147 0002 0128     		cmp	r0, #1
 1148 0004 0BD0     		beq	.L84
 1149 0006 0120     		movs	r0, #1
 1150              	.LVL59:
 1151              		.loc 1 424 3 is_stmt 0 view .LVU360
 1152 0008 7047     		bx	lr
 1153              	.LVL60:
 1154              	.L83:
 425:Core/Src/hw_i2c.c ****   {
 426:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 427:Core/Src/hw_i2c.c ****     while ((I2C1->SR1 & I2C_SR1_SB));
 1155              		.loc 1 427 12 is_stmt 1 discriminator 1 view .LVU361
 1156              		.loc 1 427 17 is_stmt 0 discriminator 1 view .LVU362
 1157 000a 0A4B     		ldr	r3, .L86
 1158 000c 5B69     		ldr	r3, [r3, #20]
 1159              		.loc 1 427 12 discriminator 1 view .LVU363
 1160 000e 13F0010F 		tst	r3, #1
 1161 0012 FAD1     		bne	.L83
 428:Core/Src/hw_i2c.c ****     I2C1->DR = *data;
 1162              		.loc 1 428 5 is_stmt 1 view .LVU364
 1163              		.loc 1 428 16 is_stmt 0 view .LVU365
 1164 0014 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 62


 1165              		.loc 1 428 14 view .LVU366
 1166 0016 074B     		ldr	r3, .L86
 1167 0018 1A61     		str	r2, [r3, #16]
 429:Core/Src/hw_i2c.c ****     break;
 1168              		.loc 1 429 5 is_stmt 1 view .LVU367
 430:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 431:Core/Src/hw_i2c.c ****     while ((I2C2->SR1 & I2C_SR1_SB));
 432:Core/Src/hw_i2c.c ****     I2C2->DR = *data;
 433:Core/Src/hw_i2c.c ****     break;
 434:Core/Src/hw_i2c.c ****   default:
 435:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 436:Core/Src/hw_i2c.c ****     break;
 437:Core/Src/hw_i2c.c ****   }
 438:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 1169              		.loc 1 438 10 is_stmt 0 view .LVU368
 1170 001a 0020     		movs	r0, #0
 1171              	.LVL61:
 429:Core/Src/hw_i2c.c ****     break;
 1172              		.loc 1 429 5 view .LVU369
 1173 001c 7047     		bx	lr
 1174              	.LVL62:
 1175              	.L84:
 431:Core/Src/hw_i2c.c ****     I2C2->DR = *data;
 1176              		.loc 1 431 12 is_stmt 1 discriminator 1 view .LVU370
 431:Core/Src/hw_i2c.c ****     I2C2->DR = *data;
 1177              		.loc 1 431 17 is_stmt 0 discriminator 1 view .LVU371
 1178 001e 064B     		ldr	r3, .L86+4
 1179 0020 5B69     		ldr	r3, [r3, #20]
 431:Core/Src/hw_i2c.c ****     I2C2->DR = *data;
 1180              		.loc 1 431 12 discriminator 1 view .LVU372
 1181 0022 13F0010F 		tst	r3, #1
 1182 0026 FAD1     		bne	.L84
 432:Core/Src/hw_i2c.c ****     break;
 1183              		.loc 1 432 5 is_stmt 1 view .LVU373
 432:Core/Src/hw_i2c.c ****     break;
 1184              		.loc 1 432 16 is_stmt 0 view .LVU374
 1185 0028 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 432:Core/Src/hw_i2c.c ****     break;
 1186              		.loc 1 432 14 view .LVU375
 1187 002a 034B     		ldr	r3, .L86+4
 1188 002c 1A61     		str	r2, [r3, #16]
 433:Core/Src/hw_i2c.c ****   default:
 1189              		.loc 1 433 5 is_stmt 1 view .LVU376
 1190              		.loc 1 438 10 is_stmt 0 view .LVU377
 1191 002e 0020     		movs	r0, #0
 1192              	.LVL63:
 439:Core/Src/hw_i2c.c **** }
 1193              		.loc 1 439 1 view .LVU378
 1194 0030 7047     		bx	lr
 1195              	.L87:
 1196 0032 00BF     		.align	2
 1197              	.L86:
 1198 0034 00540040 		.word	1073763328
 1199 0038 00580040 		.word	1073764352
 1200              		.cfi_endproc
 1201              	.LFE74:
 1203              		.section	.text.i2c_set_evt_callback,"ax",%progbits
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 63


 1204              		.align	1
 1205              		.global	i2c_set_evt_callback
 1206              		.syntax unified
 1207              		.thumb
 1208              		.thumb_func
 1210              	i2c_set_evt_callback:
 1211              	.LVL64:
 1212              	.LFB75:
 440:Core/Src/hw_i2c.c **** 
 441:Core/Src/hw_i2c.c **** int i2c_set_evt_callback(void (*func_ptr)(void))
 442:Core/Src/hw_i2c.c **** {
 1213              		.loc 1 442 1 is_stmt 1 view -0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 0
 1216              		@ frame_needed = 0, uses_anonymous_args = 0
 1217              		@ link register save eliminated.
 443:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1218              		.loc 1 443 3 view .LVU380
 1219 0000 18B1     		cbz	r0, .L90
 444:Core/Src/hw_i2c.c ****   i2c_evt_callback = func_ptr;
 1220              		.loc 1 444 3 view .LVU381
 1221              		.loc 1 444 20 is_stmt 0 view .LVU382
 1222 0002 034A     		ldr	r2, .L91
 1223 0004 1060     		str	r0, [r2]
 445:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 1224              		.loc 1 445 3 is_stmt 1 view .LVU383
 1225              		.loc 1 445 10 is_stmt 0 view .LVU384
 1226 0006 0020     		movs	r0, #0
 1227              	.LVL65:
 1228              		.loc 1 445 10 view .LVU385
 1229 0008 7047     		bx	lr
 1230              	.LVL66:
 1231              	.L90:
 443:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1232              		.loc 1 443 3 view .LVU386
 1233 000a 0120     		movs	r0, #1
 1234              	.LVL67:
 446:Core/Src/hw_i2c.c **** }
 1235              		.loc 1 446 1 view .LVU387
 1236 000c 7047     		bx	lr
 1237              	.L92:
 1238 000e 00BF     		.align	2
 1239              	.L91:
 1240 0010 00000000 		.word	i2c_evt_callback
 1241              		.cfi_endproc
 1242              	.LFE75:
 1244              		.section	.text.i2c_set_err_callback,"ax",%progbits
 1245              		.align	1
 1246              		.global	i2c_set_err_callback
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1251              	i2c_set_err_callback:
 1252              	.LVL68:
 1253              	.LFB76:
 447:Core/Src/hw_i2c.c **** 
 448:Core/Src/hw_i2c.c **** int i2c_set_err_callback(void (*func_ptr)(void))
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 64


 449:Core/Src/hw_i2c.c **** {
 1254              		.loc 1 449 1 is_stmt 1 view -0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              		@ link register save eliminated.
 450:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1259              		.loc 1 450 3 view .LVU389
 1260 0000 18B1     		cbz	r0, .L95
 451:Core/Src/hw_i2c.c ****   i2c_err_callback = func_ptr;
 1261              		.loc 1 451 3 view .LVU390
 1262              		.loc 1 451 20 is_stmt 0 view .LVU391
 1263 0002 034A     		ldr	r2, .L96
 1264 0004 1060     		str	r0, [r2]
 452:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 1265              		.loc 1 452 3 is_stmt 1 view .LVU392
 1266              		.loc 1 452 10 is_stmt 0 view .LVU393
 1267 0006 0020     		movs	r0, #0
 1268              	.LVL69:
 1269              		.loc 1 452 10 view .LVU394
 1270 0008 7047     		bx	lr
 1271              	.LVL70:
 1272              	.L95:
 450:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1273              		.loc 1 450 3 view .LVU395
 1274 000a 0120     		movs	r0, #1
 1275              	.LVL71:
 453:Core/Src/hw_i2c.c **** }
 1276              		.loc 1 453 1 view .LVU396
 1277 000c 7047     		bx	lr
 1278              	.L97:
 1279 000e 00BF     		.align	2
 1280              	.L96:
 1281 0010 00000000 		.word	i2c_err_callback
 1282              		.cfi_endproc
 1283              	.LFE76:
 1285              		.section	.text.i2c_SR1_dummy_read,"ax",%progbits
 1286              		.align	1
 1287              		.global	i2c_SR1_dummy_read
 1288              		.syntax unified
 1289              		.thumb
 1290              		.thumb_func
 1292              	i2c_SR1_dummy_read:
 1293              	.LVL72:
 1294              	.LFB77:
 454:Core/Src/hw_i2c.c **** 
 455:Core/Src/hw_i2c.c **** uint16_t i2c_SR1_dummy_read(I2C_PERIPH periph)
 456:Core/Src/hw_i2c.c **** {
 1295              		.loc 1 456 1 is_stmt 1 view -0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 1299              		@ link register save eliminated.
 457:Core/Src/hw_i2c.c ****   switch (periph)
 1300              		.loc 1 457 3 view .LVU398
 1301 0000 18B1     		cbz	r0, .L99
 1302 0002 0128     		cmp	r0, #1
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 65


 1303 0004 05D0     		beq	.L100
 1304 0006 0120     		movs	r0, #1
 1305              	.LVL73:
 1306              		.loc 1 457 3 is_stmt 0 view .LVU399
 1307 0008 7047     		bx	lr
 1308              	.LVL74:
 1309              	.L99:
 458:Core/Src/hw_i2c.c ****   {
 459:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 460:Core/Src/hw_i2c.c ****     return I2C1->SR1;
 1310              		.loc 1 460 5 is_stmt 1 view .LVU400
 1311              		.loc 1 460 16 is_stmt 0 view .LVU401
 1312 000a 044B     		ldr	r3, .L102
 1313 000c 5869     		ldr	r0, [r3, #20]
 1314              	.LVL75:
 1315              		.loc 1 460 16 view .LVU402
 1316 000e 80B2     		uxth	r0, r0
 1317 0010 7047     		bx	lr
 1318              	.LVL76:
 1319              	.L100:
 461:Core/Src/hw_i2c.c ****     break;
 1320              		.loc 1 461 5 is_stmt 1 view .LVU403
 462:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 463:Core/Src/hw_i2c.c ****     return I2C2->SR1;
 1321              		.loc 1 463 5 view .LVU404
 1322              		.loc 1 463 16 is_stmt 0 view .LVU405
 1323 0012 034B     		ldr	r3, .L102+4
 1324 0014 5869     		ldr	r0, [r3, #20]
 1325              	.LVL77:
 1326              		.loc 1 463 16 view .LVU406
 1327 0016 80B2     		uxth	r0, r0
 464:Core/Src/hw_i2c.c ****     break;
 465:Core/Src/hw_i2c.c ****   default:
 466:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 467:Core/Src/hw_i2c.c ****     break;
 1328              		.loc 1 467 5 is_stmt 1 view .LVU407
 468:Core/Src/hw_i2c.c ****   }
 469:Core/Src/hw_i2c.c **** }
 1329              		.loc 1 469 1 is_stmt 0 view .LVU408
 1330 0018 7047     		bx	lr
 1331              	.L103:
 1332 001a 00BF     		.align	2
 1333              	.L102:
 1334 001c 00540040 		.word	1073763328
 1335 0020 00580040 		.word	1073764352
 1336              		.cfi_endproc
 1337              	.LFE77:
 1339              		.section	.text.i2c_SR2_dummy_read,"ax",%progbits
 1340              		.align	1
 1341              		.global	i2c_SR2_dummy_read
 1342              		.syntax unified
 1343              		.thumb
 1344              		.thumb_func
 1346              	i2c_SR2_dummy_read:
 1347              	.LVL78:
 1348              	.LFB78:
 470:Core/Src/hw_i2c.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 66


 471:Core/Src/hw_i2c.c **** uint16_t i2c_SR2_dummy_read(I2C_PERIPH periph)
 472:Core/Src/hw_i2c.c **** {
 1349              		.loc 1 472 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 1353              		@ link register save eliminated.
 473:Core/Src/hw_i2c.c ****   switch (periph)
 1354              		.loc 1 473 3 view .LVU410
 1355 0000 18B1     		cbz	r0, .L105
 1356 0002 0128     		cmp	r0, #1
 1357 0004 05D0     		beq	.L106
 1358 0006 0120     		movs	r0, #1
 1359              	.LVL79:
 1360              		.loc 1 473 3 is_stmt 0 view .LVU411
 1361 0008 7047     		bx	lr
 1362              	.LVL80:
 1363              	.L105:
 474:Core/Src/hw_i2c.c ****   {
 475:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
 476:Core/Src/hw_i2c.c ****     return I2C1->SR2;
 1364              		.loc 1 476 5 is_stmt 1 view .LVU412
 1365              		.loc 1 476 16 is_stmt 0 view .LVU413
 1366 000a 044B     		ldr	r3, .L108
 1367 000c 9869     		ldr	r0, [r3, #24]
 1368              	.LVL81:
 1369              		.loc 1 476 16 view .LVU414
 1370 000e 80B2     		uxth	r0, r0
 1371 0010 7047     		bx	lr
 1372              	.LVL82:
 1373              	.L106:
 477:Core/Src/hw_i2c.c ****     break;
 1374              		.loc 1 477 5 is_stmt 1 view .LVU415
 478:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
 479:Core/Src/hw_i2c.c ****     return I2C2->SR2;
 1375              		.loc 1 479 5 view .LVU416
 1376              		.loc 1 479 16 is_stmt 0 view .LVU417
 1377 0012 034B     		ldr	r3, .L108+4
 1378 0014 9869     		ldr	r0, [r3, #24]
 1379              	.LVL83:
 1380              		.loc 1 479 16 view .LVU418
 1381 0016 80B2     		uxth	r0, r0
 480:Core/Src/hw_i2c.c ****     break;
 481:Core/Src/hw_i2c.c ****   default:
 482:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 483:Core/Src/hw_i2c.c ****     break;
 1382              		.loc 1 483 5 is_stmt 1 view .LVU419
 484:Core/Src/hw_i2c.c ****   }
 485:Core/Src/hw_i2c.c **** }
 1383              		.loc 1 485 1 is_stmt 0 view .LVU420
 1384 0018 7047     		bx	lr
 1385              	.L109:
 1386 001a 00BF     		.align	2
 1387              	.L108:
 1388 001c 00540040 		.word	1073763328
 1389 0020 00580040 		.word	1073764352
 1390              		.cfi_endproc
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 67


 1391              	.LFE78:
 1393              		.section	.text.i2c_get_last_event,"ax",%progbits
 1394              		.align	1
 1395              		.global	i2c_get_last_event
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	i2c_get_last_event:
 1401              	.LFB79:
 486:Core/Src/hw_i2c.c **** 
 487:Core/Src/hw_i2c.c **** I2C_EVT i2c_get_last_event(void)
 488:Core/Src/hw_i2c.c **** {
 1402              		.loc 1 488 1 is_stmt 1 view -0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 0
 1405              		@ frame_needed = 0, uses_anonymous_args = 0
 1406              		@ link register save eliminated.
 489:Core/Src/hw_i2c.c ****   return last_event;
 1407              		.loc 1 489 3 view .LVU422
 1408              		.loc 1 489 10 is_stmt 0 view .LVU423
 1409 0000 014B     		ldr	r3, .L111
 1410 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 490:Core/Src/hw_i2c.c **** }
 1411              		.loc 1 490 1 view .LVU424
 1412 0004 7047     		bx	lr
 1413              	.L112:
 1414 0006 00BF     		.align	2
 1415              	.L111:
 1416 0008 00000000 		.word	last_event
 1417              		.cfi_endproc
 1418              	.LFE79:
 1420              		.section	.text.i2c_get_last_error,"ax",%progbits
 1421              		.align	1
 1422              		.global	i2c_get_last_error
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1427              	i2c_get_last_error:
 1428              	.LFB80:
 491:Core/Src/hw_i2c.c **** 
 492:Core/Src/hw_i2c.c **** I2C_ERR i2c_get_last_error(void)
 493:Core/Src/hw_i2c.c **** {
 1429              		.loc 1 493 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              		@ link register save eliminated.
 494:Core/Src/hw_i2c.c ****   return last_error;
 1434              		.loc 1 494 3 view .LVU426
 1435              		.loc 1 494 10 is_stmt 0 view .LVU427
 1436 0000 014B     		ldr	r3, .L114
 1437 0002 1888     		ldrh	r0, [r3]
 495:Core/Src/hw_i2c.c **** }
 1438              		.loc 1 495 1 view .LVU428
 1439 0004 80B2     		uxth	r0, r0
 1440 0006 7047     		bx	lr
 1441              	.L115:
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 68


 1442              		.align	2
 1443              	.L114:
 1444 0008 00000000 		.word	last_error
 1445              		.cfi_endproc
 1446              	.LFE80:
 1448              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 1449              		.align	1
 1450              		.global	I2C1_EV_IRQHandler
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1455              	I2C1_EV_IRQHandler:
 1456              	.LFB81:
 496:Core/Src/hw_i2c.c **** 
 497:Core/Src/hw_i2c.c **** // i2cx event handler 
 498:Core/Src/hw_i2c.c **** void I2C1_EV_IRQHandler(void)
 499:Core/Src/hw_i2c.c **** {
 1457              		.loc 1 499 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461 0000 08B5     		push	{r3, lr}
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 3, -8
 1464              		.cfi_offset 14, -4
 500:Core/Src/hw_i2c.c ****   // Check flags, log event 
 501:Core/Src/hw_i2c.c ****   for (idx = 0; idx < sizeof(EVT_LIST); idx++)
 1465              		.loc 1 501 3 view .LVU430
 1466              		.loc 1 501 12 is_stmt 0 view .LVU431
 1467 0002 114B     		ldr	r3, .L123
 1468 0004 0022     		movs	r2, #0
 1469 0006 1A70     		strb	r2, [r3]
 1470              		.loc 1 501 3 view .LVU432
 1471 0008 04E0     		b	.L117
 1472              	.L118:
 1473              		.loc 1 501 44 is_stmt 1 discriminator 2 view .LVU433
 1474 000a 0F4A     		ldr	r2, .L123
 1475 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1476 000e 0133     		adds	r3, r3, #1
 1477 0010 DBB2     		uxtb	r3, r3
 1478 0012 1370     		strb	r3, [r2]
 1479              	.L117:
 1480              		.loc 1 501 21 discriminator 1 view .LVU434
 1481 0014 0C4B     		ldr	r3, .L123
 1482 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1483 0018 DBB2     		uxtb	r3, r3
 1484 001a 052B     		cmp	r3, #5
 1485 001c 0FD8     		bhi	.L122
 502:Core/Src/hw_i2c.c ****   {
 503:Core/Src/hw_i2c.c ****     if (I2C1->SR1 & ((uint32_t)(EVT_LIST[idx])))
 1486              		.loc 1 503 5 view .LVU435
 1487              		.loc 1 503 13 is_stmt 0 view .LVU436
 1488 001e 0B4B     		ldr	r3, .L123+4
 1489 0020 5A69     		ldr	r2, [r3, #20]
 1490              		.loc 1 503 41 view .LVU437
 1491 0022 094B     		ldr	r3, .L123
 1492 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 69


 1493 0026 DBB2     		uxtb	r3, r3
 1494 0028 0949     		ldr	r1, .L123+8
 1495 002a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1496              		.loc 1 503 8 view .LVU438
 1497 002c 1A42     		tst	r2, r3
 1498 002e ECD0     		beq	.L118
 504:Core/Src/hw_i2c.c ****     {
 505:Core/Src/hw_i2c.c ****       last_event = EVT_LIST[idx];
 1499              		.loc 1 505 7 is_stmt 1 view .LVU439
 1500              		.loc 1 505 28 is_stmt 0 view .LVU440
 1501 0030 054B     		ldr	r3, .L123
 1502 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1503 0034 DBB2     		uxtb	r3, r3
 1504 0036 CA5C     		ldrb	r2, [r1, r3]	@ zero_extendqisi2
 1505              		.loc 1 505 18 view .LVU441
 1506 0038 064B     		ldr	r3, .L123+12
 1507 003a 1A70     		strb	r2, [r3]
 1508 003c E5E7     		b	.L118
 1509              	.L122:
 506:Core/Src/hw_i2c.c ****     }
 507:Core/Src/hw_i2c.c ****   }
 508:Core/Src/hw_i2c.c **** 
 509:Core/Src/hw_i2c.c ****   // call a registered callback 
 510:Core/Src/hw_i2c.c ****   if (NULL != i2c_evt_callback)
 1510              		.loc 1 510 3 is_stmt 1 view .LVU442
 1511              		.loc 1 510 12 is_stmt 0 view .LVU443
 1512 003e 064B     		ldr	r3, .L123+16
 1513 0040 1B68     		ldr	r3, [r3]
 1514              		.loc 1 510 6 view .LVU444
 1515 0042 03B1     		cbz	r3, .L116
 511:Core/Src/hw_i2c.c ****   {
 512:Core/Src/hw_i2c.c ****     i2c_evt_callback();
 1516              		.loc 1 512 5 is_stmt 1 view .LVU445
 1517 0044 9847     		blx	r3
 1518              	.LVL84:
 1519              	.L116:
 513:Core/Src/hw_i2c.c ****   }
 514:Core/Src/hw_i2c.c **** 
 515:Core/Src/hw_i2c.c ****   // clear flag, interrupt over 
 516:Core/Src/hw_i2c.c ****   // NVIC_ClearPendingIRQ(i2cx_EV_IRQn);
 517:Core/Src/hw_i2c.c **** }
 1520              		.loc 1 517 1 is_stmt 0 view .LVU446
 1521 0046 08BD     		pop	{r3, pc}
 1522              	.L124:
 1523              		.align	2
 1524              	.L123:
 1525 0048 00000000 		.word	idx
 1526 004c 00540040 		.word	1073763328
 1527 0050 00000000 		.word	EVT_LIST
 1528 0054 00000000 		.word	last_event
 1529 0058 00000000 		.word	i2c_evt_callback
 1530              		.cfi_endproc
 1531              	.LFE81:
 1533              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 1534              		.align	1
 1535              		.global	I2C1_ER_IRQHandler
 1536              		.syntax unified
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 70


 1537              		.thumb
 1538              		.thumb_func
 1540              	I2C1_ER_IRQHandler:
 1541              	.LFB82:
 518:Core/Src/hw_i2c.c **** 
 519:Core/Src/hw_i2c.c **** // i2cx error handler 
 520:Core/Src/hw_i2c.c **** void I2C1_ER_IRQHandler(void)
 521:Core/Src/hw_i2c.c **** {
 1542              		.loc 1 521 1 is_stmt 1 view -0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 0, uses_anonymous_args = 0
 1546 0000 08B5     		push	{r3, lr}
 1547              		.cfi_def_cfa_offset 8
 1548              		.cfi_offset 3, -8
 1549              		.cfi_offset 14, -4
 522:Core/Src/hw_i2c.c ****   // Check flags, log error 
 523:Core/Src/hw_i2c.c ****   for (idx = 0; idx < sizeof(ERR_LIST); idx++)
 1550              		.loc 1 523 3 view .LVU448
 1551              		.loc 1 523 12 is_stmt 0 view .LVU449
 1552 0002 124B     		ldr	r3, .L132
 1553 0004 0022     		movs	r2, #0
 1554 0006 1A70     		strb	r2, [r3]
 1555              		.loc 1 523 3 view .LVU450
 1556 0008 04E0     		b	.L126
 1557              	.L127:
 1558              		.loc 1 523 44 is_stmt 1 discriminator 2 view .LVU451
 1559 000a 104A     		ldr	r2, .L132
 1560 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1561 000e 0133     		adds	r3, r3, #1
 1562 0010 DBB2     		uxtb	r3, r3
 1563 0012 1370     		strb	r3, [r2]
 1564              	.L126:
 1565              		.loc 1 523 21 discriminator 1 view .LVU452
 1566 0014 0D4B     		ldr	r3, .L132
 1567 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1568 0018 DBB2     		uxtb	r3, r3
 1569 001a 0D2B     		cmp	r3, #13
 1570 001c 10D8     		bhi	.L131
 524:Core/Src/hw_i2c.c ****   {
 525:Core/Src/hw_i2c.c ****     if (I2C1->SR1 & ((uint32_t)(ERR_LIST[idx])))
 1571              		.loc 1 525 5 view .LVU453
 1572              		.loc 1 525 13 is_stmt 0 view .LVU454
 1573 001e 0C4B     		ldr	r3, .L132+4
 1574 0020 5A69     		ldr	r2, [r3, #20]
 1575              		.loc 1 525 41 view .LVU455
 1576 0022 0A4B     		ldr	r3, .L132
 1577 0024 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1578 0026 0B4B     		ldr	r3, .L132+8
 1579 0028 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 1580              		.loc 1 525 8 view .LVU456
 1581 002c 1A42     		tst	r2, r3
 1582 002e ECD0     		beq	.L127
 526:Core/Src/hw_i2c.c ****     {
 527:Core/Src/hw_i2c.c ****       last_error = ERR_LIST[idx];
 1583              		.loc 1 527 7 is_stmt 1 view .LVU457
 1584              		.loc 1 527 28 is_stmt 0 view .LVU458
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 71


 1585 0030 064B     		ldr	r3, .L132
 1586 0032 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1587 0034 074B     		ldr	r3, .L132+8
 1588 0036 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 1589              		.loc 1 527 18 view .LVU459
 1590 003a 074B     		ldr	r3, .L132+12
 1591 003c 1A80     		strh	r2, [r3]	@ movhi
 1592 003e E4E7     		b	.L127
 1593              	.L131:
 528:Core/Src/hw_i2c.c ****     }
 529:Core/Src/hw_i2c.c ****   }
 530:Core/Src/hw_i2c.c **** 
 531:Core/Src/hw_i2c.c ****   // call a registered callback 
 532:Core/Src/hw_i2c.c ****   if (NULL != i2c_err_callback)
 1594              		.loc 1 532 3 is_stmt 1 view .LVU460
 1595              		.loc 1 532 12 is_stmt 0 view .LVU461
 1596 0040 064B     		ldr	r3, .L132+16
 1597 0042 1B68     		ldr	r3, [r3]
 1598              		.loc 1 532 6 view .LVU462
 1599 0044 03B1     		cbz	r3, .L125
 533:Core/Src/hw_i2c.c ****   {
 534:Core/Src/hw_i2c.c ****     i2c_err_callback();
 1600              		.loc 1 534 5 is_stmt 1 view .LVU463
 1601 0046 9847     		blx	r3
 1602              	.LVL85:
 1603              	.L125:
 535:Core/Src/hw_i2c.c ****   }
 536:Core/Src/hw_i2c.c **** 
 537:Core/Src/hw_i2c.c ****   // clear flag, interrupt over 
 538:Core/Src/hw_i2c.c ****   // NVIC_ClearPendingIRQ(i2cx_ER_IRQn);
 539:Core/Src/hw_i2c.c **** }
 1604              		.loc 1 539 1 is_stmt 0 view .LVU464
 1605 0048 08BD     		pop	{r3, pc}
 1606              	.L133:
 1607 004a 00BF     		.align	2
 1608              	.L132:
 1609 004c 00000000 		.word	idx
 1610 0050 00540040 		.word	1073763328
 1611 0054 00000000 		.word	ERR_LIST
 1612 0058 00000000 		.word	last_error
 1613 005c 00000000 		.word	i2c_err_callback
 1614              		.cfi_endproc
 1615              	.LFE82:
 1617              		.global	ERR_LIST
 1618              		.section	.data.ERR_LIST,"aw"
 1619              		.align	2
 1622              	ERR_LIST:
 1623 0000 0001     		.short	256
 1624 0002 0002     		.short	512
 1625 0004 0004     		.short	1024
 1626 0006 0008     		.short	2048
 1627 0008 0010     		.short	4096
 1628 000a 0040     		.short	16384
 1629 000c 0080     		.short	-32768
 1630              		.global	EVT_LIST
 1631              		.section	.data.EVT_LIST,"aw"
 1632              		.align	2
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 72


 1635              	EVT_LIST:
 1636 0000 01       		.byte	1
 1637 0001 02       		.byte	2
 1638 0002 08       		.byte	8
 1639 0003 04       		.byte	4
 1640 0004 80       		.byte	-128
 1641 0005 40       		.byte	64
 1642              		.section	.bss.i2c_err_callback,"aw",%nobits
 1643              		.align	2
 1646              	i2c_err_callback:
 1647 0000 00000000 		.space	4
 1648              		.section	.bss.i2c_evt_callback,"aw",%nobits
 1649              		.align	2
 1652              	i2c_evt_callback:
 1653 0000 00000000 		.space	4
 1654              		.section	.bss.last_error,"aw",%nobits
 1655              		.align	1
 1658              	last_error:
 1659 0000 0000     		.space	2
 1660              		.section	.bss.last_event,"aw",%nobits
 1663              	last_event:
 1664 0000 00       		.space	1
 1665              		.section	.bss.idx,"aw",%nobits
 1668              	idx:
 1669 0000 00       		.space	1
 1670              		.text
 1671              	.Letext0:
 1672              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1673              		.file 4 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1674              		.file 5 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1675              		.file 6 "Core/Inc/hw_stmgpio.h"
 1676              		.file 7 "Core/Inc/hw_i2c.h"
 1677              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_i2c.c
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:19     .text.i2c_reset_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:25     .text.i2c_reset_periph:0000000000000000 i2c_reset_periph
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:88     .text.i2c_reset_periph:0000000000000044 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:94     .text.i2c_ack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:100    .text.i2c_ack_bit:0000000000000000 i2c_ack_bit
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:137    .text.i2c_ack_bit:0000000000000020 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:143    .text.i2c_enable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:149    .text.i2c_enable_periph:0000000000000000 i2c_enable_periph
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:199    .text.i2c_enable_periph:000000000000002c $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:209    .text.i2c_init:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:215    .text.i2c_init:0000000000000000 i2c_init
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:845    .text.i2c_init:00000000000002b0 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:861    .text.i2c_nack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:867    .text.i2c_nack_bit:0000000000000000 i2c_nack_bit
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:904    .text.i2c_nack_bit:0000000000000020 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:910    .text.i2c_disable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:916    .text.i2c_disable_periph:0000000000000000 i2c_disable_periph
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:953    .text.i2c_disable_periph:0000000000000020 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:959    .text.i2c_start:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:965    .text.i2c_start:0000000000000000 i2c_start
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:994    .text.i2c_start:0000000000000014 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:999    .text.i2c_stop:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1005   .text.i2c_stop:0000000000000000 i2c_stop
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1042   .text.i2c_stop:0000000000000020 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1048   .text.i2c_recv:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1054   .text.i2c_recv:0000000000000000 i2c_recv
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1125   .text.i2c_recv:000000000000003c $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1131   .text.i2c_send_addr:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1137   .text.i2c_send_addr:0000000000000000 i2c_send_addr
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1198   .text.i2c_send_addr:0000000000000034 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1204   .text.i2c_set_evt_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1210   .text.i2c_set_evt_callback:0000000000000000 i2c_set_evt_callback
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1240   .text.i2c_set_evt_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1652   .bss.i2c_evt_callback:0000000000000000 i2c_evt_callback
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1245   .text.i2c_set_err_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1251   .text.i2c_set_err_callback:0000000000000000 i2c_set_err_callback
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1281   .text.i2c_set_err_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1646   .bss.i2c_err_callback:0000000000000000 i2c_err_callback
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1286   .text.i2c_SR1_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1292   .text.i2c_SR1_dummy_read:0000000000000000 i2c_SR1_dummy_read
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1334   .text.i2c_SR1_dummy_read:000000000000001c $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1340   .text.i2c_SR2_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1346   .text.i2c_SR2_dummy_read:0000000000000000 i2c_SR2_dummy_read
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1388   .text.i2c_SR2_dummy_read:000000000000001c $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1394   .text.i2c_get_last_event:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1400   .text.i2c_get_last_event:0000000000000000 i2c_get_last_event
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1416   .text.i2c_get_last_event:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1663   .bss.last_event:0000000000000000 last_event
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1421   .text.i2c_get_last_error:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1427   .text.i2c_get_last_error:0000000000000000 i2c_get_last_error
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1444   .text.i2c_get_last_error:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1658   .bss.last_error:0000000000000000 last_error
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1449   .text.I2C1_EV_IRQHandler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1455   .text.I2C1_EV_IRQHandler:0000000000000000 I2C1_EV_IRQHandler
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1525   .text.I2C1_EV_IRQHandler:0000000000000048 $d
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s 			page 74


C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1668   .bss.idx:0000000000000000 idx
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1635   .data.EVT_LIST:0000000000000000 EVT_LIST
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1534   .text.I2C1_ER_IRQHandler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1540   .text.I2C1_ER_IRQHandler:0000000000000000 I2C1_ER_IRQHandler
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1609   .text.I2C1_ER_IRQHandler:000000000000004c $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1622   .data.ERR_LIST:0000000000000000 ERR_LIST
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1619   .data.ERR_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1632   .data.EVT_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1643   .bss.i2c_err_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1649   .bss.i2c_evt_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1655   .bss.last_error:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1664   .bss.last_event:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\cczG1Jrk.s:1669   .bss.idx:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_ui2f
__aeabi_f2d
__aeabi_dmul
__aeabi_d2uiz
stmgpio_setup
SystemCoreClock
