<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="http://abwww.cern.ch/ap/deployments/applications/cern/accsoft/rf/accsoft-rf-cheburashka/PRO/source/src/java/cern/accsoft/rf/cheburashka/xml/schema/MemMapStyleSheet.xsl"?><memory-map xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" area-depth="512" equipment-code="PX-ALGSA" ident-code="0x01" map-version="20191108" mem-map-access-mode="A32/D32" name="adf4002" semantic-mem-map-version="1.0.0" xsi:schemaLocation="http://abwww.cern.ch/ap/deployments/applications/cern/accsoft/rf/accsoft-rf-cheburashka/PRO/source/src/java/cern/accsoft/rf/cheburashka/xml/schema/TemplateMemMap.xsd">
  <register-data access-mode="rw" address="next" code-generation-rule="HW,Fesa" description="Describes the the N counter latch of the PLL" element-width="32" gen="no-split" name="nCounter" persistence="Fesa" preset="6401">
    <bit-field-data bit="21" comment="0 ( function_FastlockEnable) | 0 (CpGain)  -&gt; CP current setting 1 permanently used&#10;0 ( function_FastlockEnable) | 1 (CpGain)  -&gt; CP current setting 2 permanently used&#10;1 ( function_FastlockEnable) | 0 (CpGain)  -&gt; CP current setting 1 used&#10;1 ( function_FastlockEnable) | 1 (CpGain)  -&gt; CP current switched to settings 2 (dependant on FastLock mode)" comment-encoding="PlainText" description="Read comment for more info (or datasheet)" name="cpGain"/>
    <sub-reg description="13 bits value for the divider" name="counter" range="20-8"/>
  </register-data>
</memory-map>
