TimeQuest Timing Analyzer report for Exp01
Fri Mar 31 11:29:39 2017
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clock'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clock'
 34. Fast Model Minimum Pulse Width: 'clock'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Exp01                                                           ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }      ;
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 155.13 MHz ; 155.13 MHz      ; clock48MHz ;                                                       ;
; 317.76 MHz ; 260.01 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -9.867 ; -194.622      ;
; clock      ; -2.147 ; -37.188       ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clock      ; 1.070 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -1.423 ; -54.758          ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.867 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.454      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.660 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 9.241      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.233      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.631 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.218      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.483 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.070      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.482 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 9.069      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.324 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.451     ; 8.909      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -1.449     ; 8.826      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.817      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -1.457     ; 8.804      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.221 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.802      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.146 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.727      ;
; -9.145 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.726      ;
; -9.145 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.726      ;
; -9.145 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.726      ;
; -9.145 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -1.455     ; 8.726      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                          ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.147 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.291      ;
; -2.113 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.257      ;
; -2.041 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.185      ;
; -1.971 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.115      ;
; -1.966 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.110      ;
; -1.957 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.101      ;
; -1.932 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.076      ;
; -1.923 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.067      ;
; -1.884 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.028      ;
; -1.862 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.006      ;
; -1.861 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 3.011      ;
; -1.860 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 3.004      ;
; -1.851 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.995      ;
; -1.850 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.994      ;
; -1.849 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.993      ;
; -1.827 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.977      ;
; -1.792 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.936      ;
; -1.791 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.935      ;
; -1.790 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.934      ;
; -1.786 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.936      ;
; -1.781 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.925      ;
; -1.778 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.922      ;
; -1.758 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.902      ;
; -1.755 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.905      ;
; -1.745 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.889      ;
; -1.720 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.864      ;
; -1.711 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.855      ;
; -1.708 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.852      ;
; -1.685 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.835      ;
; -1.681 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.825      ;
; -1.666 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.816      ;
; -1.642 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.792      ;
; -1.639 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.783      ;
; -1.632 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.782      ;
; -1.610 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.754      ;
; -1.608 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.758      ;
; -1.599 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.743      ;
; -1.587 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.737      ;
; -1.576 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.726      ;
; -1.560 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.710      ;
; -1.553 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.703      ;
; -1.536 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.686      ;
; -1.507 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.657      ;
; -1.505 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.655      ;
; -1.500 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.644      ;
; -1.497 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.533      ;
; -1.490 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.640      ;
; -1.481 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.631      ;
; -1.473 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.623      ;
; -1.466 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.616      ;
; -1.463 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.499      ;
; -1.451 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.595      ;
; -1.448 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.598      ;
; -1.437 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.473      ;
; -1.437 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.587      ;
; -1.434 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.584      ;
; -1.414 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.564      ;
; -1.411 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.561      ;
; -1.403 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.439      ;
; -1.391 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.427      ;
; -1.386 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.422      ;
; -1.381 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.531      ;
; -1.371 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.515      ;
; -1.360 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.504      ;
; -1.352 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.388      ;
; -1.342 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.492      ;
; -1.331 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.367      ;
; -1.321 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.357      ;
; -1.310 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.460      ;
; -1.302 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.452      ;
; -1.297 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.333      ;
; -1.280 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.316      ;
; -1.263 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.299      ;
; -1.261 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.297      ;
; -1.254 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.398      ;
; -1.227 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.371      ;
; -1.216 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.360      ;
; -1.212 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.248      ;
; -1.210 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.246      ;
; -1.191 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.227      ;
; -1.173 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.209      ;
; -1.159 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.309      ;
; -1.157 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.193      ;
; -1.152 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.188      ;
; -1.141 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.177      ;
; -1.139 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.175      ;
; -1.101 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.137      ;
; -1.086 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.236      ;
; -1.067 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.103      ;
; -1.061 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.179      ; 2.205      ;
; -1.045 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.195      ;
; -1.032 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.068      ;
; -1.030 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.066      ;
; -0.998 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.034      ;
; -0.997 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 2.033      ;
; -0.959 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.995      ;
; -0.957 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.107      ;
; -0.927 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.077      ;
; -0.919 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.185      ; 2.069      ;
; -0.808 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.844      ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.799      ;
; 0.550 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.816      ;
; 0.560 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.826      ;
; 0.561 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.646 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.912      ;
; 0.675 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.941      ;
; 0.760 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.025      ;
; 0.763 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.028      ;
; 0.766 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.032      ;
; 0.766 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.031      ;
; 0.795 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.073      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.083      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.832 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.115      ;
; 0.968 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.234      ;
; 1.006 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.272      ;
; 1.043 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.310      ;
; 1.047 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.314      ;
; 1.052 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.004     ; 1.314      ;
; 1.053 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.319      ;
; 1.053 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.004     ; 1.315      ;
; 1.053 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.319      ;
; 1.056 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.057 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.323      ;
; 1.114 ; LCD_Display:lcd|state.MODE_SET             ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.380      ;
; 1.166 ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.432      ;
; 1.179 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.180 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.446      ;
; 1.181 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.183 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.449      ;
; 1.183 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.184 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.456      ;
; 1.193 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.463      ;
; 1.198 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.464      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.490      ;
; 1.231 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.499      ;
; 1.251 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.517      ;
; 1.252 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.518      ;
; 1.253 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.519      ;
; 1.255 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.521      ;
; 1.257 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.523      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                          ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.070 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.336      ;
; 1.346 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.612      ;
; 1.381 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.647      ;
; 1.506 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 1.925      ;
; 1.528 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.794      ;
; 1.532 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.798      ;
; 1.539 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.805      ;
; 1.576 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.842      ;
; 1.578 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.844      ;
; 1.650 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.069      ;
; 1.658 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.077      ;
; 1.688 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.107      ;
; 1.729 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.995      ;
; 1.767 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.033      ;
; 1.768 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.034      ;
; 1.776 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.195      ;
; 1.792 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.205      ;
; 1.800 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.066      ;
; 1.802 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.068      ;
; 1.817 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.236      ;
; 1.837 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.103      ;
; 1.871 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.137      ;
; 1.890 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.309      ;
; 1.909 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.175      ;
; 1.911 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.177      ;
; 1.922 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.188      ;
; 1.927 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.193      ;
; 1.943 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.209      ;
; 1.947 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.360      ;
; 1.958 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.371      ;
; 1.961 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.227      ;
; 1.980 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.246      ;
; 1.982 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.248      ;
; 1.985 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.398      ;
; 2.031 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.297      ;
; 2.033 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.452      ;
; 2.033 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.299      ;
; 2.041 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.460      ;
; 2.050 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.316      ;
; 2.067 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.333      ;
; 2.073 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.492      ;
; 2.091 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.504      ;
; 2.091 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.357      ;
; 2.101 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.367      ;
; 2.102 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.515      ;
; 2.112 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.531      ;
; 2.122 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.388      ;
; 2.142 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.561      ;
; 2.145 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.564      ;
; 2.156 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.422      ;
; 2.161 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.427      ;
; 2.165 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.584      ;
; 2.168 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.587      ;
; 2.173 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.439      ;
; 2.179 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.598      ;
; 2.182 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.595      ;
; 2.197 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.616      ;
; 2.204 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.623      ;
; 2.207 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.473      ;
; 2.212 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.631      ;
; 2.221 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.640      ;
; 2.231 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.644      ;
; 2.233 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.499      ;
; 2.236 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.655      ;
; 2.238 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.657      ;
; 2.267 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.686      ;
; 2.267 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.533      ;
; 2.284 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.703      ;
; 2.291 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.710      ;
; 2.307 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.726      ;
; 2.318 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.737      ;
; 2.330 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.743      ;
; 2.339 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.758      ;
; 2.341 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.754      ;
; 2.363 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.782      ;
; 2.370 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.783      ;
; 2.373 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.792      ;
; 2.397 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.816      ;
; 2.412 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.825      ;
; 2.416 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.835      ;
; 2.439 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.852      ;
; 2.442 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.855      ;
; 2.451 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.864      ;
; 2.476 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.889      ;
; 2.486 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.905      ;
; 2.489 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.902      ;
; 2.509 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.922      ;
; 2.512 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.925      ;
; 2.517 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.936      ;
; 2.521 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.934      ;
; 2.522 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.935      ;
; 2.523 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.936      ;
; 2.558 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 2.977      ;
; 2.580 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.993      ;
; 2.581 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.994      ;
; 2.582 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.179      ; 2.995      ;
; 2.591 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.179      ; 3.004      ;
; 2.592 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.185      ; 3.011      ;
; 2.593 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.179      ; 3.006      ;
; 2.615 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.179      ; 3.028      ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[7]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[0]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[0]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[1]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[1]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.094 ; 0.094 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.441 ; 1.441 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.942 ; 0.942 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.232 ; 0.232 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.409 ; 8.409 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.616 ; 7.616 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.852 ; 7.852 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.371 ; 8.371 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.076 ; 8.076 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.594 ; 7.594 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.711 ; 7.711 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.315 ; 8.315 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.409 ; 8.409 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.980 ; 7.980 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.078 ; 8.078 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.941 ; 8.941 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.594 ; 7.594 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.616 ; 7.616 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.852 ; 7.852 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.371 ; 8.371 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.076 ; 8.076 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.594 ; 7.594 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.711 ; 7.711 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.315 ; 8.315 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.409 ; 8.409 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.980 ; 7.980 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.078 ; 8.078 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.941 ; 8.941 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.418 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.418 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.428 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.944 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.418 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.418 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.428 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.438 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.944 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.418     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.418     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.428     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.944     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.418     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.418     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.428     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.438     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.944     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -4.225 ; -61.721       ;
; clock      ; -0.397 ; -3.344        ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clock      ; 0.498 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -1.423 ; -54.758          ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.225 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.699      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.161 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.636      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.623      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.152 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.627      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.070 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.544      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -4.069 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.558     ; 4.543      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.998 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.559     ; 4.471      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.979 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.448      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.978 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.557     ; 4.453      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.970 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.563     ; 4.439      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.960 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.565     ; 4.427      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.946 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.414      ;
; -3.945 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.413      ;
; -3.945 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.413      ;
; -3.945 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.413      ;
; -3.945 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.564     ; 4.413      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                          ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.397 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.499      ;
; -0.377 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.479      ;
; -0.341 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.443      ;
; -0.307 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.409      ;
; -0.303 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.405      ;
; -0.293 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.395      ;
; -0.283 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.385      ;
; -0.273 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.375      ;
; -0.266 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.374      ;
; -0.256 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.358      ;
; -0.254 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.356      ;
; -0.247 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.349      ;
; -0.246 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.354      ;
; -0.237 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.339      ;
; -0.234 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.336      ;
; -0.233 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.335      ;
; -0.222 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.324      ;
; -0.222 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.324      ;
; -0.213 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.315      ;
; -0.210 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.318      ;
; -0.203 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.305      ;
; -0.202 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.304      ;
; -0.199 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.307      ;
; -0.198 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.300      ;
; -0.186 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.288      ;
; -0.185 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.287      ;
; -0.176 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.284      ;
; -0.165 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.267      ;
; -0.164 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.266      ;
; -0.156 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.264      ;
; -0.155 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.263      ;
; -0.152 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.254      ;
; -0.136 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.244      ;
; -0.135 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.243      ;
; -0.129 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.231      ;
; -0.126 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.158      ;
; -0.125 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.233      ;
; -0.118 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.220      ;
; -0.117 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.225      ;
; -0.113 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.215      ;
; -0.108 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.210      ;
; -0.106 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.138      ;
; -0.100 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.208      ;
; -0.099 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.131      ;
; -0.099 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.207      ;
; -0.097 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.205      ;
; -0.092 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.200      ;
; -0.091 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.199      ;
; -0.084 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.116      ;
; -0.083 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.185      ;
; -0.079 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.111      ;
; -0.074 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.182      ;
; -0.072 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.180      ;
; -0.070 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.102      ;
; -0.066 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.174      ;
; -0.065 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.173      ;
; -0.064 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.096      ;
; -0.061 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.163      ;
; -0.061 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.169      ;
; -0.059 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.161      ;
; -0.055 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.163      ;
; -0.050 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.158      ;
; -0.043 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.075      ;
; -0.036 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.068      ;
; -0.030 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.138      ;
; -0.028 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.060      ;
; -0.027 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.135      ;
; -0.015 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.123      ;
; -0.010 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.042      ;
; -0.009 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.041      ;
; 0.006  ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.026      ;
; 0.006  ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.102      ;
; 0.010  ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.092      ;
; 0.015  ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.017      ;
; 0.019  ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.089      ;
; 0.021  ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.081      ;
; 0.022  ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.010      ;
; 0.024  ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.078      ;
; 0.024  ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.084      ;
; 0.026  ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 1.006      ;
; 0.038  ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.994      ;
; 0.042  ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.990      ;
; 0.042  ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.990      ;
; 0.049  ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.059      ;
; 0.049  ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.983      ;
; 0.057  ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.975      ;
; 0.069  ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.103      ; 1.033      ;
; 0.069  ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.039      ;
; 0.078  ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.954      ;
; 0.089  ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.109      ; 1.019      ;
; 0.090  ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.942      ;
; 0.091  ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.110  ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.922      ;
; 0.112  ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.920      ;
; 0.127  ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.905      ;
; 0.145  ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.109      ; 0.963      ;
; 0.158  ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.109      ; 0.950      ;
; 0.161  ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.109      ; 0.947      ;
; 0.163  ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 0.869      ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.400      ;
; 0.255 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.407      ;
; 0.262 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.415      ;
; 0.312 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.464      ;
; 0.330 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.482      ;
; 0.351 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.502      ;
; 0.354 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.505      ;
; 0.356 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.509      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.533      ;
; 0.385 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.537      ;
; 0.438 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.590      ;
; 0.448 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.600      ;
; 0.473 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.627      ;
; 0.474 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.626      ;
; 0.479 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.632      ;
; 0.488 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.639      ;
; 0.490 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.641      ;
; 0.490 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.641      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.005     ; 0.649      ;
; 0.503 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.005     ; 0.650      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.510 ; LCD_Display:lcd|state.MODE_SET             ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
; 0.530 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.693      ;
; 0.546 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.700      ;
; 0.547 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.704      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                          ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.498 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.614 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.766      ;
; 0.629 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.781      ;
; 0.661 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 0.908      ;
; 0.692 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.844      ;
; 0.695 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.847      ;
; 0.700 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 0.947      ;
; 0.701 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.853      ;
; 0.703 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 0.950      ;
; 0.715 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.867      ;
; 0.716 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.109      ; 0.963      ;
; 0.717 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.869      ;
; 0.753 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.768 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.770 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.772 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.019      ;
; 0.789 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.790 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.942      ;
; 0.792 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.033      ;
; 0.792 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.039      ;
; 0.802 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.954      ;
; 0.812 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.059      ;
; 0.823 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.975      ;
; 0.831 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.983      ;
; 0.837 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.078      ;
; 0.837 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.084      ;
; 0.838 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.990      ;
; 0.838 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.990      ;
; 0.840 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.081      ;
; 0.842 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.089      ;
; 0.842 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.994      ;
; 0.851 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.092      ;
; 0.854 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.006      ;
; 0.855 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.102      ;
; 0.858 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.010      ;
; 0.865 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.017      ;
; 0.874 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.026      ;
; 0.876 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.123      ;
; 0.888 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.135      ;
; 0.889 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.041      ;
; 0.890 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.042      ;
; 0.891 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.138      ;
; 0.908 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.910 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.062      ;
; 0.911 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.158      ;
; 0.916 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.163      ;
; 0.916 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.920 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.161      ;
; 0.922 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.163      ;
; 0.922 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.169      ;
; 0.923 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.926 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.173      ;
; 0.927 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.174      ;
; 0.933 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.180      ;
; 0.935 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.182      ;
; 0.944 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.185      ;
; 0.944 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.096      ;
; 0.950 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.102      ;
; 0.952 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.199      ;
; 0.953 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.200      ;
; 0.958 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.205      ;
; 0.959 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.111      ;
; 0.960 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.207      ;
; 0.961 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.208      ;
; 0.964 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.969 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.210      ;
; 0.974 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.215      ;
; 0.978 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.225      ;
; 0.979 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.220      ;
; 0.979 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.131      ;
; 0.986 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.138      ;
; 0.986 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.233      ;
; 0.990 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.231      ;
; 0.996 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.243      ;
; 0.997 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.244      ;
; 1.006 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.158      ;
; 1.013 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.254      ;
; 1.016 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.263      ;
; 1.017 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.264      ;
; 1.025 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.266      ;
; 1.026 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.267      ;
; 1.037 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.284      ;
; 1.046 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.287      ;
; 1.047 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.288      ;
; 1.059 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.300      ;
; 1.060 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.307      ;
; 1.063 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.304      ;
; 1.064 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.305      ;
; 1.071 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.318      ;
; 1.074 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.315      ;
; 1.083 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.324      ;
; 1.083 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.324      ;
; 1.094 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.335      ;
; 1.095 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.336      ;
; 1.098 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.339      ;
; 1.107 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.354      ;
; 1.108 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.349      ;
; 1.115 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.356      ;
; 1.117 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.103      ; 1.358      ;
; 1.127 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.109      ; 1.374      ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|PC[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|PC[7]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[0]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[0]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[1]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[1]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|PC[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|PC[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock      ; -0.108 ; -0.108 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.454  ; 0.454  ; Rise       ; clock48MHz      ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.618 ; 0.618 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.397 ; 0.397 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.583 ; 4.583 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.240 ; 4.240 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.327 ; 4.327 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.583 ; 4.583 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.248 ; 4.248 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.278 ; 4.278 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.530 ; 4.530 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.567 ; 4.567 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.396 ; 4.396 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.402 ; 4.402 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.947 ; 4.947 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.240 ; 4.240 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.240 ; 4.240 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.327 ; 4.327 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.583 ; 4.583 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.248 ; 4.248 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.278 ; 4.278 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.530 ; 4.530 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.567 ; 4.567 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.396 ; 4.396 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.402 ; 4.402 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.947 ; 4.947 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.687 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.687 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.697 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.931 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.687 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.903 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.687 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.697 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.707 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.931 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.687     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.687     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.697     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.931     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.687     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.903     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.687     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.697     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.707     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.931     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.867   ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clock           ; -2.147   ; 0.498 ; N/A      ; N/A     ; -1.423              ;
;  clock48MHz      ; -9.867   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -231.81  ; 0.0   ; 0.0      ; 0.0     ; -116.138            ;
;  clock           ; -37.188  ; 0.000 ; N/A      ; N/A     ; -54.758             ;
;  clock48MHz      ; -194.622 ; 0.000 ; N/A      ; N/A     ; -61.380             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.094 ; 0.094 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.441 ; 1.441 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.942 ; 0.942 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.397 ; 0.397 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 8.409 ; 8.409 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.616 ; 7.616 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.852 ; 7.852 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.371 ; 8.371 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 8.076 ; 8.076 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.594 ; 7.594 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.711 ; 7.711 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 8.315 ; 8.315 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.409 ; 8.409 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.980 ; 7.980 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.078 ; 8.078 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.941 ; 8.941 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.240 ; 4.240 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.240 ; 4.240 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.327 ; 4.327 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.583 ; 4.583 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.453 ; 4.453 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.248 ; 4.248 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.278 ; 4.278 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.530 ; 4.530 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.567 ; 4.567 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.396 ; 4.396 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.402 ; 4.402 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.947 ; 4.947 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 108      ; 0        ; 0        ; 0        ;
; clock      ; clock48MHz ; 2714     ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2170     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 108      ; 0        ; 0        ; 0        ;
; clock      ; clock48MHz ; 2714     ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2170     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 31 11:29:24 2017
Info: Command: quartus_sta Exp01 -c Exp01
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exp01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.867      -194.622 clock48MHz 
    Info (332119):    -2.147       -37.188 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     1.070         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -54.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.225       -61.721 clock48MHz 
    Info (332119):    -0.397        -3.344 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.498         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -54.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Fri Mar 31 11:29:39 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:02


