#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  4 00:49:52 2024
# Process ID: 20320
# Current directory: D:/Project/FPGA/027_UART_RS232_RXD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11616 D:\Project\FPGA\027_UART_RS232_RXD\027_UART_RS232_RXD.xpr
# Log file: D:/Project/FPGA/027_UART_RS232_RXD/vivado.log
# Journal file: D:/Project/FPGA/027_UART_RS232_RXD\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.xpr
update_compile_order -fileset sources_1
file mkdir D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v
update_compile_order -fileset sim_1
launch_simulation
source UART_RXD_tb.tcl
update_compile_order -fileset sim_1
current_wave_config {Untitled 1}
add_wave {{/UART_RXD_tb/u1}} 
relaunch_sim
run all
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
close_sim
launch_simulation
source UART_RXD_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/UART_RXD_tb/u1}} 
relaunch_sim
run all
relaunch_sim
run all
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} 147
remove_bps -file {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} -line 147
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} 150
remove_bps -file {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} -line 150
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} 151
remove_bps -file {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v} -line 151
relaunch_sim
run all
run all
relaunch_sim
run all
run all
relaunch_sim
run all
run all
relaunch_sim
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} 49
run all
close [ open D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_receiveonebyte.v w ]
add_files D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_receiveonebyte.v
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list \
  CONFIG.C_NUM_PROBE_OUT {0} \
  CONFIG.C_PROBE_IN0_WIDTH {8} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files d:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/ip/vio_0/vio_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files d:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 15
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files d:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/ip/vio_0/vio_0.xci] -directory D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.ip_user_files/sim_scripts -ip_user_files_dir D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.ip_user_files -ipstatic_source_dir D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.cache/compile_simlib/modelsim} {questa=D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.cache/compile_simlib/questa} {riviera=D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.cache/compile_simlib/riviera} {activehdl=D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg
set_property xsim.view D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg [get_filesets sim_1]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx]]
place_ports clk Y18
place_ports rst F15
place_ports tx_done M22
place_ports uart_rx J21
file mkdir D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/constrs_1/new
close [ open D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/constrs_1/new/UART_receiveonebyte.xdc w ]
add_files -fileset constrs_1 D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/constrs_1/new/UART_receiveonebyte.xdc
set_property target_constrs_file D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/constrs_1/new/UART_receiveonebyte.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/C305939AABCD}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/C305939AABCD}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/C305939AABCD}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/C305939AABCD}
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/C305939AABCD}
set_property PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
open_wave_config D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg
source UART_RXD_tb.tcl
close_sim
launch_simulation
open_wave_config D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg
source UART_RXD_tb.tcl
current_wave_config {UART_RXD_tb_behav.wcfg}
add_wave {{/UART_RXD_tb}} 
relaunch_sim
relaunch_sim
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} 49
run all
remove_bps -file {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} -line 49
relaunch_sim
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} 50
run all
save_wave_config {D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1 -prev_step 
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list rx_done]]
place_ports rx_done M22
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 15
wait_on_run synth_1
launch_runs impl_1 -jobs 15
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.runs/impl_1/UART_receiveonebyte.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property INPUT_VALUE_RADIX HEX [get_hw_probes data_reg -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_nameUART_receiveonebyte"}]]
close_sim
launch_simulation
open_wave_config D:/Project/FPGA/027_UART_RS232_RXD/UART_RXD_tb_behav.wcfg
source UART_RXD_tb.tcl
run all
remove_bps -file {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} -line 50
add_bp {D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sim_1/new/UART_RXD_tb.v} 61
run all
reset_project
close_sim
