Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 18:40:58 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file filter2D_f_timing_summary_routed.rpt -rpx filter2D_f_timing_summary_routed.rpx -warn_on_violation
| Design       : filter2D_f
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                 4978        0.099        0.000                      0                 4978        2.020        0.000                       0                  2337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.660        0.000                      0                   75        0.219        0.000                      0                   75        5.500        0.000                       0                    44  
ap_clk              0.314        0.000                      0                 4479        0.099        0.000                      0                 4479        2.020        0.000                       0                  2293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.070        0.000                      0                    5        0.497        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.779        0.000                      0                  427        0.325        0.000                      0                  427  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[4]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.642ns (20.810%)  route 2.443ns (79.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.453     4.058    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.720    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.642ns (20.810%)  route 2.443ns (79.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.453     4.058    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.720    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X32Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.720    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X32Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X32Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.720    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.642ns (24.396%)  route 1.990ns (75.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDSE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.875     2.366    filter2D_f_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     2.490 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          1.114     3.605    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.365    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.642ns (24.396%)  route 1.990ns (75.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDSE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.875     2.366    filter2D_f_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     2.490 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          1.114     3.605    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.365    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  8.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.090%)  route 0.146ns (43.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.146     0.697    filter2D_f_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.742 r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.742    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091     0.523    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.169     0.720    filter2D_f_CONTROL_BUS_s_axi_U/out[2]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.765 r  filter2D_f_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.765    filter2D_f_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.187     0.762    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.807 r  filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120     0.552    filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.646%)  route 0.231ns (55.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.231     0.782    filter2D_f_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.827 r  filter2D_f_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.827    filter2D_f_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.671%)  route 0.401ns (68.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.232     0.783    filter2D_f_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr[6]_i_1/O
                         net (fo=7, routed)           0.170     0.997    filter2D_f_CONTROL_BUS_s_axi_U/waddr
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y47         FDRE (Hold_fdre_C_CE)       -0.039     0.393    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.980%)  route 0.406ns (66.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.241     0.815    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.860 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          0.165     1.025    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y45         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.980%)  route 0.406ns (66.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.241     0.815    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.860 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          0.165     1.025    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y45         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.980%)  route 0.406ns (66.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.241     0.815    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.860 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          0.165     1.025    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y45         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.980%)  route 0.406ns (66.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.241     0.815    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.860 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          0.165     1.025    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y45         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y45         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.445%)  route 0.435ns (67.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.241     0.815    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.860 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=32, routed)          0.194     1.054    filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y47         FDRE (Hold_fdre_C_R)         0.009     0.441    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X32Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X34Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X34Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X38Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X39Y43  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X32Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y43  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X32Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X32Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X33Y46  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.032ns (35.796%)  route 3.645ns (64.204%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X31Y53         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  packets_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.445     1.874    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[0]
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.998 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=32, routed)          1.174     3.172    packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3_n_0
    SLICE_X26Y53         SRL16E (Prop_srl16e_A0_Q)    0.153     3.325 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3/Q
                         net (fo=2, routed)           0.795     4.120    Loop_1_proc_U0/out[6]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.331     4.451 r  Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38/O
                         net (fo=1, routed)           0.190     4.641    Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.026 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.026    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.140    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.254    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.646     6.014    Loop_1_proc_U0/tmp_22_i_fu_116_p2
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_2/O
                         net (fo=1, routed)           0.394     6.533    Loop_1_proc_U0/ap_CS_fsm[2]_i_2_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.117     6.650 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     6.650    Loop_1_proc_U0/ap_NS_fsm[2]
    SLICE_X31Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)        0.075     6.964    Loop_1_proc_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.039ns (36.206%)  route 3.593ns (63.794%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X31Y53         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  packets_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.445     1.874    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[0]
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.998 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=32, routed)          1.174     3.172    packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3_n_0
    SLICE_X26Y53         SRL16E (Prop_srl16e_A0_Q)    0.153     3.325 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3/Q
                         net (fo=2, routed)           0.795     4.120    Loop_1_proc_U0/out[6]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.331     4.451 r  Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38/O
                         net (fo=1, routed)           0.190     4.641    Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.026 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.026    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.140    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.254    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 f  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.675     6.043    Loop_1_proc_U0/tmp_22_i_fu_116_p2
    SLICE_X26Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.167 r  Loop_1_proc_U0/ap_CS_fsm[5]_i_3/O
                         net (fo=2, routed)           0.314     6.481    Loop_1_proc_U0/ap_NS_fsm312_out
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.605 r  Loop_1_proc_U0/ap_CS_fsm[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.605    Loop_1_proc_U0/ap_NS_fsm[5]
    SLICE_X26Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X26Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.081     6.970    Loop_1_proc_U0/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                          6.970    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.039ns (36.335%)  route 3.573ns (63.665%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X31Y53         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  packets_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.445     1.874    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[0]
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.998 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=32, routed)          1.174     3.172    packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3_n_0
    SLICE_X26Y53         SRL16E (Prop_srl16e_A0_Q)    0.153     3.325 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3/Q
                         net (fo=2, routed)           0.795     4.120    Loop_1_proc_U0/out[6]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.331     4.451 r  Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38/O
                         net (fo=1, routed)           0.190     4.641    Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.026 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.026    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.140    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.254    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.675     6.043    Loop_1_proc_U0/tmp_22_i_fu_116_p2
    SLICE_X26Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.167 f  Loop_1_proc_U0/ap_CS_fsm[5]_i_3/O
                         net (fo=2, routed)           0.294     6.461    Loop_1_proc_U0/ap_NS_fsm312_out
    SLICE_X26Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.585 r  Loop_1_proc_U0/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.585    Loop_1_proc_U0/ap_NS_fsm[1]
    SLICE_X26Y57         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X26Y57         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.079     6.968    Loop_1_proc_U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.474ns (26.846%)  route 4.017ns (73.154%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X44Y62         FDRE                                         r  Loop_2_proc_U0/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/ap_CS_fsm_reg[6]/Q
                         net (fo=139, routed)         1.380     2.809    Loop_2_proc_U0/ap_CS_fsm_pp0_stage0
    SLICE_X32Y65         LUT5 (Prop_lut5_I2_O)        0.124     2.933 f  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_37/O
                         net (fo=4, routed)           0.967     3.899    Loop_2_proc_U0/ap_phi_mux_r1_i_i_phi_fu_148_p4[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.023 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_16/O
                         net (fo=4, routed)           0.454     4.477    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.601 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[9]_i_2/O
                         net (fo=3, routed)           0.459     5.060    Loop_2_proc_U0/r1_i_i_mid2_reg_376[9]_i_2_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366[0]_i_4/O
                         net (fo=1, routed)           0.000     5.184    filter2D_f_CONTROL_BUS_s_axi_U/r1_i_i_reg_144_reg[8][0]
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.582 r  filter2D_f_CONTROL_BUS_s_axi_U/tmp_53_i_i_mid1_reg_366_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.758     6.340    Loop_2_proc_U0/int_rows_V_reg[9][0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.464 r  Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366[0]_i_1/O
                         net (fo=1, routed)           0.000     6.464    Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366[0]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X35Y62         FDRE                                         r  Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.031     6.920    Loop_2_proc_U0/tmp_53_i_i_mid1_reg_366_reg[0]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 2.023ns (39.233%)  route 3.133ns (60.767%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.752     6.129    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X33Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X33Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.205     6.684    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 2.023ns (39.233%)  route 3.133ns (60.767%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.752     6.129    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X33Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X33Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.205     6.684    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[1]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.023ns (39.141%)  route 3.145ns (60.859%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.764     6.141    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X32Y65         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X32Y65         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.169     6.720    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[2]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 2.023ns (39.233%)  route 3.133ns (60.767%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.752     6.129    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X32Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X32Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[3]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.169     6.720    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[3]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 2.023ns (39.233%)  route 3.133ns (60.767%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.752     6.129    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X32Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X32Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[4]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.169     6.720    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[4]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.023ns (39.521%)  route 3.096ns (60.479%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    Loop_2_proc_U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Loop_2_proc_U0/exitcond_flatten_reg_357_reg[0]/Q
                         net (fo=148, routed)         1.224     2.653    Loop_2_proc_U0/exitcond_flatten_reg_357_reg_n_0_[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.124     2.777 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_60/O
                         net (fo=1, routed)           0.640     3.417    Loop_2_proc_U0/ap_CS_fsm[7]_i_60_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124     3.541 r  Loop_2_proc_U0/ap_CS_fsm[7]_i_39/O
                         net (fo=1, routed)           0.000     3.541    Loop_2_proc_U0/ap_CS_fsm[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.091 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.091    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_20_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.205    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_9_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.319 r  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.319    Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.547 f  Loop_2_proc_U0/ap_CS_fsm_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.518     5.065    Loop_2_proc_U0/ap_condition_pp0_exit_iter0_state7
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313     5.378 r  Loop_2_proc_U0/r1_i_i_mid2_reg_376[10]_i_1/O
                         net (fo=11, routed)          0.714     6.092    Loop_2_proc_U0/r1_i_i_mid2_reg_3760
    SLICE_X35Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_2_proc_U0/ap_clk
    SLICE_X35Y64         FDRE                                         r  Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X35Y64         FDRE (Setup_fdre_C_CE)      -0.205     6.684    Loop_2_proc_U0/r1_i_i_mid2_reg_376_reg[10]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  0.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/ap_clk
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg_n_0_[9]
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/ap_clk
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.076     0.508    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X25Y38         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[3]/Q
                         net (fo=1, routed)           0.056     0.607    Filter2D_U0/src_kernel_win_0_va_6_reg_2061[3]
    SLICE_X25Y38         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X25Y38         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[5]/Q
                         net (fo=1, routed)           0.056     0.607    Filter2D_U0/src_kernel_win_0_va_6_reg_2061[5]
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[7]/Q
                         net (fo=1, routed)           0.056     0.607    Filter2D_U0/src_kernel_win_0_va_6_reg_2061[7]
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[5]/Q
                         net (fo=1, routed)           0.056     0.607    Filter2D_U0/src_kernel_win_0_va_7_reg_2067[5]
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X27Y40         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_7_reg_2067_reg[7]/Q
                         net (fo=1, routed)           0.056     0.607    Filter2D_U0/src_kernel_win_0_va_7_reg_2067[7]
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X27Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X24Y39         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/src_kernel_win_0_va_6_reg_2061_reg[0]/Q
                         net (fo=1, routed)           0.065     0.616    Filter2D_U0/src_kernel_win_0_va_6_reg_2061[0]
    SLICE_X24Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X24Y39         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_2061_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X27Y62         FDRE                                         r  g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][2]/Q
                         net (fo=2, routed)           0.068     0.619    g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0]_0[2]
    SLICE_X27Y62         FDRE                                         r  g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X27Y62         FDRE                                         r  g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y62         FDRE (Hold_fdre_C_D)         0.075     0.507    g_img_in_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[6]/Q
                         net (fo=2, routed)           0.073     0.624    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067[6]
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.078     0.510    Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067_reg[2]/Q
                         net (fo=2, routed)           0.071     0.622    Filter2D_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2067[2]
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X24Y36         FDRE                                         r  Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.076     0.508    Filter2D_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2067_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y18  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y16  Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y17  Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X1Y18  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X1Y16  Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X1Y17  Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X1Y14   Filter2D_U0/filter2D_f_mul_muhbi_U38/filter2D_f_mul_muhbi_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y15   Filter2D_U0/tmp25_reg_2169_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y13   Filter2D_U0/tmp27_reg_2164_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y19   Block_Mat_exit65294_U0/filter2D_f_mul_32bkb_U1/filter2D_f_mul_32bkb_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X34Y40  Filter2D_U0/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_2061_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.877ns  (logic 0.999ns (34.724%)  route 1.878ns (65.276%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y54         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.013     8.504    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.149     8.653 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4/O
                         net (fo=1, routed)           0.865     9.518    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.850 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.850    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.693ns  (logic 1.091ns (40.517%)  route 1.602ns (59.483%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.637     8.066    filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124     8.190 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.000     8.190    filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     8.402 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.965     9.367    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.299     9.666 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.666    filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.029    12.918    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.694ns  (logic 1.153ns (42.795%)  route 1.541ns (57.205%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y44         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.737     8.228    filter2D_f_CONTROL_BUS_s_axi_U/int_gie
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     8.352    filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     8.564 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.804     9.368    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.299     9.667 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.667    filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.384ns  (logic 0.766ns (32.135%)  route 1.618ns (67.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           1.033     8.524    filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.648 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=1, routed)           0.585     9.233    filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.357 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.357    filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.079    12.968    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.985ns  (logic 0.897ns (45.190%)  route 1.088ns (54.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478     7.451 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.452     7.903    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.295     8.198 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4/O
                         net (fo=1, routed)           0.636     8.834    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.958 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.958    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  3.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.291ns (45.049%)  route 0.355ns (54.951%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.141     0.699    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.098     0.797 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4/O
                         net (fo=1, routed)           0.214     1.011    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.056 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.056    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (30.000%)  route 0.593ns (70.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.390     0.964    filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.009 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=1, routed)           0.203     1.212    filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.257    filter2D_f_CONTROL_BUS_s_axi_U/rdata[7]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X34Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.254ns (30.354%)  route 0.583ns (69.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y48         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          0.302     0.876    filter2D_f_CONTROL_BUS_s_axi_U/Filter2D_U0_ap_start
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.921 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.281     1.202    filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.247 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    filter2D_f_CONTROL_BUS_s_axi_U/rdata[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (30.000%)  route 0.593ns (70.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y49         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.339     0.913    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.958 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_4/O
                         net (fo=1, routed)           0.254     1.212    filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_4_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.257    filter2D_f_CONTROL_BUS_s_axi_U/rdata[1]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.318ns (28.883%)  route 0.783ns (71.117%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y54         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.362     0.936    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.042     0.978 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4/O
                         net (fo=1, routed)           0.421     1.399    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.112     1.511 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.511    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.952    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[10]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[11]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[11]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[1]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[2]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[5]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[6]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[6]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[7]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[7]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.715ns (18.859%)  route 3.076ns (81.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.314     4.764    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y35         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[12]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[12]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.715ns (18.859%)  route 3.076ns (81.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.314     4.764    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y35         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[13]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[13]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.345%)  route 0.287ns (60.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.287     0.838    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.883 r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.883    filter2D_f_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X40Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.887%)  route 0.318ns (63.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=21, routed)          0.318     0.869    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.914 r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.914    filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_f_CONTROL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.618%)  route 0.384ns (67.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=21, routed)          0.384     0.935    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X38Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.980 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.980    filter2D_f_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.728%)  route 0.400ns (68.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=21, routed)          0.400     0.951    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X38Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.996 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    filter2D_f_CONTROL_BUS_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_f_CONTROL_BUS_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.797%)  route 0.364ns (61.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.313     0.864    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.909 r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.051     0.961    filter2D_f_CONTROL_BUS_s_axi_U/int_isr[0]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.006    filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg00_out
    SLICE_X39Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_f_CONTROL_BUS_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.231ns (35.716%)  route 0.416ns (64.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.167     0.718    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.763 f  filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_i_4/O
                         net (fo=5, routed)           0.249     1.012    filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_i_4_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.057 r  filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=1, routed)           0.000     1.057    filter2D_f_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X38Y48         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y48         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_f_CONTROL_BUS_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.880%)  route 0.506ns (73.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=21, routed)          0.506     1.057    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.102 r  filter2D_f_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     1.102    filter2D_f_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y44         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_f_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.390%)  route 0.388ns (67.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.309     0.860    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.905 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V[31]_i_1/O
                         net (fo=32, routed)          0.080     0.984    filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V[31]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[24]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y46         FDRE (Hold_fdre_C_CE)       -0.016     0.451    filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.390%)  route 0.388ns (67.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.309     0.860    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.905 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V[31]_i_1/O
                         net (fo=32, routed)          0.080     0.984    filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V[31]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X38Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[25]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y46         FDRE (Hold_fdre_C_CE)       -0.016     0.451    filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.427%)  route 0.406ns (68.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.225     0.776    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.821 r  filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V[31]_i_1/O
                         net (fo=32, routed)          0.181     1.002    filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V[31]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y43         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V_reg[12]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y43         FDRE (Hold_fdre_C_CE)       -0.016     0.451    filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.551    





