// Seed: 2896413560
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output supply1 id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input logic id_8,
    output tri0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri1 id_12,
    output logic id_13
);
  wire id_15, id_16;
  module_0(
      id_9, id_10, id_10
  );
  initial id_13 <= id_8;
  and (id_10, id_3, id_11, id_8, id_1, id_16, id_6);
endmodule
