

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_polyt0_unpack_1'
================================================================
* Date:           Fri Mar 10 17:21:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.354 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      208|      208|  10.400 us|  10.400 us|  208|  208|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 208, depth = 209


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 209
* Pipeline : 1
  Pipeline-0 : II = 208, D = 209, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%a_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %a"   --->   Operation 210 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%a_cast = zext i12 %a_read"   --->   Operation 211 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %a_cast" [dilithium2/poly.c:739]   --->   Operation 212 'getelementptr' 'sk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (2.77ns)   --->   "%sk_load = load i12 %sk_addr" [dilithium2/poly.c:739]   --->   Operation 213 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_1 : Operation 214 [1/1] (1.77ns)   --->   "%add_ln740 = add i12 %a_read, i12 1" [dilithium2/poly.c:740]   --->   Operation 214 'add' 'add_ln740' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i12 %add_ln740" [dilithium2/poly.c:740]   --->   Operation 215 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln740" [dilithium2/poly.c:740]   --->   Operation 216 'getelementptr' 'sk_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (2.77ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [dilithium2/poly.c:740]   --->   Operation 217 'load' 'sk_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 2 <SV = 1> <Delay = 7.35>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%r_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %r_offset"   --->   Operation 218 'read' 'r_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %r_offset_read, i8 0" [dilithium2/poly.c:739]   --->   Operation 219 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln739_31 = zext i10 %tmp_s" [dilithium2/poly.c:739]   --->   Operation 220 'zext' 'zext_ln739_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln739_31" [dilithium2/poly.c:739]   --->   Operation 221 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/2] (2.77ns)   --->   "%sk_load = load i12 %sk_addr" [dilithium2/poly.c:739]   --->   Operation 222 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 223 [1/2] (2.77ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [dilithium2/poly.c:740]   --->   Operation 223 'load' 'sk_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln741 = trunc i8 %sk_load_3" [dilithium2/poly.c:741]   --->   Operation 224 'trunc' 'trunc_ln741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741, i8 %sk_load" [dilithium2/poly.c:741]   --->   Operation 225 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln743 = zext i13 %tmp_1" [dilithium2/poly.c:743]   --->   Operation 226 'zext' 'zext_ln743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (1.77ns)   --->   "%add_ln744 = add i12 %a_read, i12 2" [dilithium2/poly.c:744]   --->   Operation 227 'add' 'add_ln744' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i12 %add_ln744" [dilithium2/poly.c:744]   --->   Operation 228 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln744" [dilithium2/poly.c:744]   --->   Operation 229 'getelementptr' 'sk_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.77ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [dilithium2/poly.c:744]   --->   Operation 230 'load' 'sk_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 231 [1/1] (1.77ns)   --->   "%add_ln745 = add i12 %a_read, i12 3" [dilithium2/poly.c:745]   --->   Operation 231 'add' 'add_ln745' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln745 = zext i12 %add_ln745" [dilithium2/poly.c:745]   --->   Operation 232 'zext' 'zext_ln745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln745" [dilithium2/poly.c:745]   --->   Operation 233 'getelementptr' 'sk_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.77ns)   --->   "%sk_load_5 = load i12 %sk_addr_5" [dilithium2/poly.c:745]   --->   Operation 234 'load' 'sk_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 235 [1/1] (1.80ns)   --->   "%sub_ln775 = sub i14 4096, i14 %zext_ln743" [dilithium2/poly.c:775]   --->   Operation 235 'sub' 'sub_ln775' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln775 = sext i14 %sub_ln775" [dilithium2/poly.c:775]   --->   Operation 236 'sext' 'sext_ln775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775, i10 %r_addr" [dilithium2/poly.c:775]   --->   Operation 237 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.35>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln743 = or i10 %tmp_s, i10 1" [dilithium2/poly.c:743]   --->   Operation 238 'or' 'or_ln743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln743_64 = zext i10 %or_ln743" [dilithium2/poly.c:743]   --->   Operation 239 'zext' 'zext_ln743_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln743_64" [dilithium2/poly.c:743]   --->   Operation 240 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 241 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln743_32 = zext i3 %lshr_ln" [dilithium2/poly.c:743]   --->   Operation 242 'zext' 'zext_ln743_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/2] (2.77ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [dilithium2/poly.c:744]   --->   Operation 243 'load' 'sk_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%trunc_ln744 = trunc i8 %sk_load_4" [dilithium2/poly.c:744]   --->   Operation 244 'trunc' 'trunc_ln744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/2] (2.77ns)   --->   "%sk_load_5 = load i12 %sk_addr_5" [dilithium2/poly.c:745]   --->   Operation 245 'load' 'sk_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%trunc_ln746 = trunc i8 %sk_load_5" [dilithium2/poly.c:746]   --->   Operation 246 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_32" [dilithium2/poly.c:746]   --->   Operation 247 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744, i3 0" [dilithium2/poly.c:746]   --->   Operation 248 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln746 = or i9 %tmp, i9 %tmp_13" [dilithium2/poly.c:746]   --->   Operation 249 'or' 'or_ln746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_4, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 250 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746, i2 %tmp_17, i9 %or_ln746" [dilithium2/poly.c:746]   --->   Operation 251 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln748 = zext i13 %or_ln" [dilithium2/poly.c:748]   --->   Operation 252 'zext' 'zext_ln748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_5, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 253 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.77ns)   --->   "%add_ln749 = add i12 %a_read, i12 4" [dilithium2/poly.c:749]   --->   Operation 254 'add' 'add_ln749' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln749 = zext i12 %add_ln749" [dilithium2/poly.c:749]   --->   Operation 255 'zext' 'zext_ln749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln749" [dilithium2/poly.c:749]   --->   Operation 256 'getelementptr' 'sk_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (2.77ns)   --->   "%sk_load_6 = load i12 %sk_addr_6" [dilithium2/poly.c:749]   --->   Operation 257 'load' 'sk_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 258 [1/1] (1.77ns)   --->   "%add_ln753 = add i12 %a_read, i12 5" [dilithium2/poly.c:753]   --->   Operation 258 'add' 'add_ln753' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln753 = zext i12 %add_ln753" [dilithium2/poly.c:753]   --->   Operation 259 'zext' 'zext_ln753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln753" [dilithium2/poly.c:753]   --->   Operation 260 'getelementptr' 'sk_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (2.77ns)   --->   "%sk_load_7 = load i12 %sk_addr_7" [dilithium2/poly.c:753]   --->   Operation 261 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 262 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776 = sub i14 4096, i14 %zext_ln748" [dilithium2/poly.c:776]   --->   Operation 262 'sub' 'sub_ln776' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln776 = sext i14 %sub_ln776" [dilithium2/poly.c:776]   --->   Operation 263 'sext' 'sext_ln776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776, i10 %r_addr_1" [dilithium2/poly.c:776]   --->   Operation 264 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.35>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln748 = or i10 %tmp_s, i10 2" [dilithium2/poly.c:748]   --->   Operation 265 'or' 'or_ln748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln748_32 = zext i10 %or_ln748" [dilithium2/poly.c:748]   --->   Operation 266 'zext' 'zext_ln748_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr i32 %r, i64 0, i64 %zext_ln748_32" [dilithium2/poly.c:748]   --->   Operation 267 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/2] (2.77ns)   --->   "%sk_load_6 = load i12 %sk_addr_6" [dilithium2/poly.c:749]   --->   Operation 268 'load' 'sk_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln750 = trunc i8 %sk_load_6" [dilithium2/poly.c:750]   --->   Operation 269 'trunc' 'trunc_ln750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750, i6 %lshr_ln1" [dilithium2/poly.c:750]   --->   Operation 270 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln752 = zext i13 %or_ln1" [dilithium2/poly.c:752]   --->   Operation 271 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/2] (2.77ns)   --->   "%sk_load_7 = load i12 %sk_addr_7" [dilithium2/poly.c:753]   --->   Operation 272 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 273 [1/1] (1.77ns)   --->   "%add_ln754 = add i12 %a_read, i12 6" [dilithium2/poly.c:754]   --->   Operation 273 'add' 'add_ln754' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln754 = zext i12 %add_ln754" [dilithium2/poly.c:754]   --->   Operation 274 'zext' 'zext_ln754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln754" [dilithium2/poly.c:754]   --->   Operation 275 'getelementptr' 'sk_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [2/2] (2.77ns)   --->   "%sk_load_8 = load i12 %sk_addr_8" [dilithium2/poly.c:754]   --->   Operation 276 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 277 [1/1] (1.77ns)   --->   "%add_ln758 = add i12 %a_read, i12 7" [dilithium2/poly.c:758]   --->   Operation 277 'add' 'add_ln758' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i12 %add_ln758" [dilithium2/poly.c:758]   --->   Operation 278 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%sk_addr_9 = getelementptr i8 %sk, i64 0, i64 %zext_ln758" [dilithium2/poly.c:758]   --->   Operation 279 'getelementptr' 'sk_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [2/2] (2.77ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [dilithium2/poly.c:758]   --->   Operation 280 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 281 [1/1] (1.80ns)   --->   "%sub_ln777 = sub i14 4096, i14 %zext_ln752" [dilithium2/poly.c:777]   --->   Operation 281 'sub' 'sub_ln777' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln777 = sext i14 %sub_ln777" [dilithium2/poly.c:777]   --->   Operation 282 'sext' 'sext_ln777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777, i10 %r_addr_2" [dilithium2/poly.c:777]   --->   Operation 283 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 7.35>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln752 = or i10 %tmp_s, i10 3" [dilithium2/poly.c:752]   --->   Operation 284 'or' 'or_ln752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln752_64 = zext i10 %or_ln752" [dilithium2/poly.c:752]   --->   Operation 285 'zext' 'zext_ln752_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr i32 %r, i64 0, i64 %zext_ln752_64" [dilithium2/poly.c:752]   --->   Operation 286 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_6, i32 7" [dilithium2/poly.c:752]   --->   Operation 287 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln752_32 = zext i1 %tmp_19" [dilithium2/poly.c:752]   --->   Operation 288 'zext' 'zext_ln752_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_7, i1 0" [dilithium2/poly.c:753]   --->   Operation 289 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/2] (2.77ns)   --->   "%sk_load_8 = load i12 %sk_addr_8" [dilithium2/poly.c:754]   --->   Operation 290 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%trunc_ln755 = trunc i8 %sk_load_8" [dilithium2/poly.c:755]   --->   Operation 291 'trunc' 'trunc_ln755' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_32" [dilithium2/poly.c:755]   --->   Operation 292 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln755_31 = or i9 %tmp_15, i9 %shl_ln" [dilithium2/poly.c:755]   --->   Operation 293 'or' 'or_ln755_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755, i9 %or_ln755_31" [dilithium2/poly.c:755]   --->   Operation 294 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln757 = zext i13 %or_ln2" [dilithium2/poly.c:757]   --->   Operation 295 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/2] (2.77ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [dilithium2/poly.c:758]   --->   Operation 296 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 297 [1/1] (1.77ns)   --->   "%add_ln759 = add i12 %a_read, i12 8" [dilithium2/poly.c:759]   --->   Operation 297 'add' 'add_ln759' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i12 %add_ln759" [dilithium2/poly.c:759]   --->   Operation 298 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%sk_addr_10 = getelementptr i8 %sk, i64 0, i64 %zext_ln759" [dilithium2/poly.c:759]   --->   Operation 299 'getelementptr' 'sk_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [2/2] (2.77ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [dilithium2/poly.c:759]   --->   Operation 300 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 301 [1/1] (1.77ns)   --->   "%add_ln763 = add i12 %a_read, i12 9" [dilithium2/poly.c:763]   --->   Operation 301 'add' 'add_ln763' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i12 %add_ln763" [dilithium2/poly.c:763]   --->   Operation 302 'zext' 'zext_ln763' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%sk_addr_11 = getelementptr i8 %sk, i64 0, i64 %zext_ln763" [dilithium2/poly.c:763]   --->   Operation 303 'getelementptr' 'sk_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [2/2] (2.77ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [dilithium2/poly.c:763]   --->   Operation 304 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 305 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778 = sub i14 4096, i14 %zext_ln757" [dilithium2/poly.c:778]   --->   Operation 305 'sub' 'sub_ln778' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln778 = sext i14 %sub_ln778" [dilithium2/poly.c:778]   --->   Operation 306 'sext' 'sext_ln778' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778, i10 %r_addr_3" [dilithium2/poly.c:778]   --->   Operation 307 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.35>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln757 = or i10 %tmp_s, i10 4" [dilithium2/poly.c:757]   --->   Operation 308 'or' 'or_ln757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln757_64 = zext i10 %or_ln757" [dilithium2/poly.c:757]   --->   Operation 309 'zext' 'zext_ln757_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr i32 %r, i64 0, i64 %zext_ln757_64" [dilithium2/poly.c:757]   --->   Operation 310 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln762 = or i10 %tmp_s, i10 5" [dilithium2/poly.c:762]   --->   Operation 311 'or' 'or_ln762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln762_32 = zext i10 %or_ln762" [dilithium2/poly.c:762]   --->   Operation 312 'zext' 'zext_ln762_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr i32 %r, i64 0, i64 %zext_ln762_32" [dilithium2/poly.c:762]   --->   Operation 313 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_8, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 314 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln757_32 = zext i4 %lshr_ln3" [dilithium2/poly.c:757]   --->   Operation 315 'zext' 'zext_ln757_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%trunc_ln758 = trunc i8 %sk_load_9" [dilithium2/poly.c:758]   --->   Operation 316 'trunc' 'trunc_ln758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/2] (2.77ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [dilithium2/poly.c:759]   --->   Operation 317 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%trunc_ln760 = trunc i8 %sk_load_10" [dilithium2/poly.c:760]   --->   Operation 318 'trunc' 'trunc_ln760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%tmp_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_32" [dilithium2/poly.c:760]   --->   Operation 319 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758, i4 0" [dilithium2/poly.c:760]   --->   Operation 320 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln760 = or i9 %tmp_23, i9 %tmp_21" [dilithium2/poly.c:760]   --->   Operation 321 'or' 'or_ln760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_9, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 322 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760, i3 %tmp_25, i9 %or_ln760" [dilithium2/poly.c:760]   --->   Operation 323 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln762 = zext i13 %or_ln3" [dilithium2/poly.c:762]   --->   Operation 324 'zext' 'zext_ln762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_10, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 325 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/2] (2.77ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [dilithium2/poly.c:763]   --->   Operation 326 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln764 = trunc i8 %sk_load_11" [dilithium2/poly.c:764]   --->   Operation 327 'trunc' 'trunc_ln764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764, i7 %lshr_ln4" [dilithium2/poly.c:764]   --->   Operation 328 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln766 = zext i13 %or_ln4" [dilithium2/poly.c:766]   --->   Operation 329 'zext' 'zext_ln766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (1.77ns)   --->   "%add_ln767 = add i12 %a_read, i12 10" [dilithium2/poly.c:767]   --->   Operation 330 'add' 'add_ln767' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln767 = zext i12 %add_ln767" [dilithium2/poly.c:767]   --->   Operation 331 'zext' 'zext_ln767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%sk_addr_12 = getelementptr i8 %sk, i64 0, i64 %zext_ln767" [dilithium2/poly.c:767]   --->   Operation 332 'getelementptr' 'sk_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [2/2] (2.77ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [dilithium2/poly.c:767]   --->   Operation 333 'load' 'sk_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 334 [1/1] (1.77ns)   --->   "%add_ln768 = add i12 %a_read, i12 11" [dilithium2/poly.c:768]   --->   Operation 334 'add' 'add_ln768' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln768 = zext i12 %add_ln768" [dilithium2/poly.c:768]   --->   Operation 335 'zext' 'zext_ln768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%sk_addr_13 = getelementptr i8 %sk, i64 0, i64 %zext_ln768" [dilithium2/poly.c:768]   --->   Operation 336 'getelementptr' 'sk_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [2/2] (2.77ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [dilithium2/poly.c:768]   --->   Operation 337 'load' 'sk_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 338 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779 = sub i14 4096, i14 %zext_ln762" [dilithium2/poly.c:779]   --->   Operation 338 'sub' 'sub_ln779' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln779 = sext i14 %sub_ln779" [dilithium2/poly.c:779]   --->   Operation 339 'sext' 'sext_ln779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779, i10 %r_addr_4" [dilithium2/poly.c:779]   --->   Operation 340 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 341 [1/1] (1.80ns)   --->   "%sub_ln780 = sub i14 4096, i14 %zext_ln766" [dilithium2/poly.c:780]   --->   Operation 341 'sub' 'sub_ln780' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln780 = sext i14 %sub_ln780" [dilithium2/poly.c:780]   --->   Operation 342 'sext' 'sext_ln780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780, i10 %r_addr_5" [dilithium2/poly.c:780]   --->   Operation 343 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln766 = or i10 %tmp_s, i10 6" [dilithium2/poly.c:766]   --->   Operation 344 'or' 'or_ln766' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln766_64 = zext i10 %or_ln766" [dilithium2/poly.c:766]   --->   Operation 345 'zext' 'zext_ln766_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr i32 %r, i64 0, i64 %zext_ln766_64" [dilithium2/poly.c:766]   --->   Operation 346 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_11, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 347 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln766_32 = zext i2 %lshr_ln5" [dilithium2/poly.c:766]   --->   Operation 348 'zext' 'zext_ln766_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 349 [1/2] (2.77ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [dilithium2/poly.c:767]   --->   Operation 349 'load' 'sk_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%trunc_ln767 = trunc i8 %sk_load_12" [dilithium2/poly.c:767]   --->   Operation 350 'trunc' 'trunc_ln767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [1/2] (2.77ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [dilithium2/poly.c:768]   --->   Operation 351 'load' 'sk_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%trunc_ln769 = trunc i8 %sk_load_13" [dilithium2/poly.c:769]   --->   Operation 352 'trunc' 'trunc_ln769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_32" [dilithium2/poly.c:769]   --->   Operation 353 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767, i2 0" [dilithium2/poly.c:769]   --->   Operation 354 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln769 = or i9 %tmp_29, i9 %tmp_27" [dilithium2/poly.c:769]   --->   Operation 355 'or' 'or_ln769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_12, i32 7" [dilithium2/poly.c:769]   --->   Operation 356 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769, i1 %tmp_31, i9 %or_ln769" [dilithium2/poly.c:769]   --->   Operation 357 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln771 = zext i13 %or_ln5" [dilithium2/poly.c:771]   --->   Operation 358 'zext' 'zext_ln771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_13, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 359 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (1.77ns)   --->   "%add_ln772 = add i12 %a_read, i12 12" [dilithium2/poly.c:772]   --->   Operation 360 'add' 'add_ln772' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln772 = zext i12 %add_ln772" [dilithium2/poly.c:772]   --->   Operation 361 'zext' 'zext_ln772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%sk_addr_14 = getelementptr i8 %sk, i64 0, i64 %zext_ln772" [dilithium2/poly.c:772]   --->   Operation 362 'getelementptr' 'sk_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 363 [2/2] (2.77ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [dilithium2/poly.c:772]   --->   Operation 363 'load' 'sk_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 364 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781 = sub i14 4096, i14 %zext_ln771" [dilithium2/poly.c:781]   --->   Operation 364 'sub' 'sub_ln781' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln781 = sext i14 %sub_ln781" [dilithium2/poly.c:781]   --->   Operation 365 'sext' 'sext_ln781' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781, i10 %r_addr_6" [dilithium2/poly.c:781]   --->   Operation 366 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 367 [1/1] (1.77ns)   --->   "%add_ln739 = add i12 %a_read, i12 13" [dilithium2/poly.c:739]   --->   Operation 367 'add' 'add_ln739' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln739 = zext i12 %add_ln739" [dilithium2/poly.c:739]   --->   Operation 368 'zext' 'zext_ln739' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln739" [dilithium2/poly.c:739]   --->   Operation 369 'getelementptr' 'sk_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 370 [2/2] (2.77ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [dilithium2/poly.c:739]   --->   Operation 370 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln771 = or i10 %tmp_s, i10 7" [dilithium2/poly.c:771]   --->   Operation 371 'or' 'or_ln771' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln771_32 = zext i10 %or_ln771" [dilithium2/poly.c:771]   --->   Operation 372 'zext' 'zext_ln771_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr i32 %r, i64 0, i64 %zext_ln771_32" [dilithium2/poly.c:771]   --->   Operation 373 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 374 [1/2] (2.77ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [dilithium2/poly.c:772]   --->   Operation 374 'load' 'sk_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_14, i5 %lshr_ln6" [dilithium2/poly.c:772]   --->   Operation 375 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln775 = zext i13 %or_ln6" [dilithium2/poly.c:775]   --->   Operation 376 'zext' 'zext_ln775' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (1.80ns)   --->   "%sub_ln782 = sub i14 4096, i14 %zext_ln775" [dilithium2/poly.c:782]   --->   Operation 377 'sub' 'sub_ln782' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln782 = sext i14 %sub_ln782" [dilithium2/poly.c:782]   --->   Operation 378 'sext' 'sext_ln782' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782, i10 %r_addr_7" [dilithium2/poly.c:782]   --->   Operation 379 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 380 [1/2] (2.77ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [dilithium2/poly.c:739]   --->   Operation 380 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 381 [1/1] (1.77ns)   --->   "%add_ln740_1 = add i12 %a_read, i12 14" [dilithium2/poly.c:740]   --->   Operation 381 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_1" [dilithium2/poly.c:740]   --->   Operation 382 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%sk_addr_32 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_1" [dilithium2/poly.c:740]   --->   Operation 383 'getelementptr' 'sk_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 384 [2/2] (2.77ns)   --->   "%sk_load_32 = load i12 %sk_addr_32" [dilithium2/poly.c:740]   --->   Operation 384 'load' 'sk_load_32' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 385 [1/1] (1.77ns)   --->   "%add_ln744_1 = add i12 %a_read, i12 15" [dilithium2/poly.c:744]   --->   Operation 385 'add' 'add_ln744_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln744_1 = zext i12 %add_ln744_1" [dilithium2/poly.c:744]   --->   Operation 386 'zext' 'zext_ln744_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%sk_addr_33 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_1" [dilithium2/poly.c:744]   --->   Operation 387 'getelementptr' 'sk_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 388 [2/2] (2.77ns)   --->   "%sk_load_33 = load i12 %sk_addr_33" [dilithium2/poly.c:744]   --->   Operation 388 'load' 'sk_load_33' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln739 = or i10 %tmp_s, i10 8" [dilithium2/poly.c:739]   --->   Operation 389 'or' 'or_ln739' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln739_32 = zext i10 %or_ln739" [dilithium2/poly.c:739]   --->   Operation 390 'zext' 'zext_ln739_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr i32 %r, i64 0, i64 %zext_ln739_32" [dilithium2/poly.c:739]   --->   Operation 391 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/2] (2.77ns)   --->   "%sk_load_32 = load i12 %sk_addr_32" [dilithium2/poly.c:740]   --->   Operation 392 'load' 'sk_load_32' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln741_1 = trunc i8 %sk_load_32" [dilithium2/poly.c:741]   --->   Operation 393 'trunc' 'trunc_ln741_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_1, i8 %sk_load_1" [dilithium2/poly.c:741]   --->   Operation 394 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln743_1 = zext i13 %tmp_3" [dilithium2/poly.c:743]   --->   Operation 395 'zext' 'zext_ln743_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/2] (2.77ns)   --->   "%sk_load_33 = load i12 %sk_addr_33" [dilithium2/poly.c:744]   --->   Operation 396 'load' 'sk_load_33' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 397 [1/1] (1.77ns)   --->   "%add_ln745_1 = add i12 %a_read, i12 16" [dilithium2/poly.c:745]   --->   Operation 397 'add' 'add_ln745_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln745_1 = zext i12 %add_ln745_1" [dilithium2/poly.c:745]   --->   Operation 398 'zext' 'zext_ln745_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%sk_addr_34 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_1" [dilithium2/poly.c:745]   --->   Operation 399 'getelementptr' 'sk_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [2/2] (2.77ns)   --->   "%sk_load_34 = load i12 %sk_addr_34" [dilithium2/poly.c:745]   --->   Operation 400 'load' 'sk_load_34' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 401 [1/1] (1.77ns)   --->   "%add_ln749_1 = add i12 %a_read, i12 17" [dilithium2/poly.c:749]   --->   Operation 401 'add' 'add_ln749_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln749_1 = zext i12 %add_ln749_1" [dilithium2/poly.c:749]   --->   Operation 402 'zext' 'zext_ln749_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%sk_addr_35 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_1" [dilithium2/poly.c:749]   --->   Operation 403 'getelementptr' 'sk_addr_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [2/2] (2.77ns)   --->   "%sk_load_35 = load i12 %sk_addr_35" [dilithium2/poly.c:749]   --->   Operation 404 'load' 'sk_load_35' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 405 [1/1] (1.80ns)   --->   "%sub_ln775_1 = sub i14 4096, i14 %zext_ln743_1" [dilithium2/poly.c:775]   --->   Operation 405 'sub' 'sub_ln775_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln775_1 = sext i14 %sub_ln775_1" [dilithium2/poly.c:775]   --->   Operation 406 'sext' 'sext_ln775_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_1, i10 %r_addr_8" [dilithium2/poly.c:775]   --->   Operation 407 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 7.35>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln743_1 = or i10 %tmp_s, i10 9" [dilithium2/poly.c:743]   --->   Operation 408 'or' 'or_ln743_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln743_65 = zext i10 %or_ln743_1" [dilithium2/poly.c:743]   --->   Operation 409 'zext' 'zext_ln743_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%r_addr_9 = getelementptr i32 %r, i64 0, i64 %zext_ln743_65" [dilithium2/poly.c:743]   --->   Operation 410 'getelementptr' 'r_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln748_1 = or i10 %tmp_s, i10 10" [dilithium2/poly.c:748]   --->   Operation 411 'or' 'or_ln748_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln748_33 = zext i10 %or_ln748_1" [dilithium2/poly.c:748]   --->   Operation 412 'zext' 'zext_ln748_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%r_addr_10 = getelementptr i32 %r, i64 0, i64 %zext_ln748_33" [dilithium2/poly.c:748]   --->   Operation 413 'getelementptr' 'r_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%lshr_ln743_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_32, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 414 'partselect' 'lshr_ln743_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%zext_ln743_33 = zext i3 %lshr_ln743_1" [dilithium2/poly.c:743]   --->   Operation 415 'zext' 'zext_ln743_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%trunc_ln744_1 = trunc i8 %sk_load_33" [dilithium2/poly.c:744]   --->   Operation 416 'trunc' 'trunc_ln744_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/2] (2.77ns)   --->   "%sk_load_34 = load i12 %sk_addr_34" [dilithium2/poly.c:745]   --->   Operation 417 'load' 'sk_load_34' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%trunc_ln746_1 = trunc i8 %sk_load_34" [dilithium2/poly.c:746]   --->   Operation 418 'trunc' 'trunc_ln746_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_33" [dilithium2/poly.c:746]   --->   Operation 419 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_1, i3 0" [dilithium2/poly.c:746]   --->   Operation 420 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%or_ln746_31 = or i9 %tmp_35, i9 %tmp_33" [dilithium2/poly.c:746]   --->   Operation 421 'or' 'or_ln746_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_33, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 422 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%or_ln746_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_1, i2 %tmp_37, i9 %or_ln746_31" [dilithium2/poly.c:746]   --->   Operation 423 'bitconcatenate' 'or_ln746_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%zext_ln748_1 = zext i13 %or_ln746_1" [dilithium2/poly.c:748]   --->   Operation 424 'zext' 'zext_ln748_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%lshr_ln748_1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_34, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 425 'partselect' 'lshr_ln748_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/2] (2.77ns)   --->   "%sk_load_35 = load i12 %sk_addr_35" [dilithium2/poly.c:749]   --->   Operation 426 'load' 'sk_load_35' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln750_1 = trunc i8 %sk_load_35" [dilithium2/poly.c:750]   --->   Operation 427 'trunc' 'trunc_ln750_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln750_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_1, i6 %lshr_ln748_1" [dilithium2/poly.c:750]   --->   Operation 428 'bitconcatenate' 'or_ln750_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln752_1 = zext i13 %or_ln750_1" [dilithium2/poly.c:752]   --->   Operation 429 'zext' 'zext_ln752_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (1.77ns)   --->   "%add_ln753_1 = add i12 %a_read, i12 18" [dilithium2/poly.c:753]   --->   Operation 430 'add' 'add_ln753_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln753_1 = zext i12 %add_ln753_1" [dilithium2/poly.c:753]   --->   Operation 431 'zext' 'zext_ln753_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%sk_addr_36 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_1" [dilithium2/poly.c:753]   --->   Operation 432 'getelementptr' 'sk_addr_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [2/2] (2.77ns)   --->   "%sk_load_36 = load i12 %sk_addr_36" [dilithium2/poly.c:753]   --->   Operation 433 'load' 'sk_load_36' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 434 [1/1] (1.77ns)   --->   "%add_ln754_1 = add i12 %a_read, i12 19" [dilithium2/poly.c:754]   --->   Operation 434 'add' 'add_ln754_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln754_1 = zext i12 %add_ln754_1" [dilithium2/poly.c:754]   --->   Operation 435 'zext' 'zext_ln754_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%sk_addr_37 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_1" [dilithium2/poly.c:754]   --->   Operation 436 'getelementptr' 'sk_addr_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [2/2] (2.77ns)   --->   "%sk_load_37 = load i12 %sk_addr_37" [dilithium2/poly.c:754]   --->   Operation 437 'load' 'sk_load_37' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 438 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_1 = sub i14 4096, i14 %zext_ln748_1" [dilithium2/poly.c:776]   --->   Operation 438 'sub' 'sub_ln776_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln776_1 = sext i14 %sub_ln776_1" [dilithium2/poly.c:776]   --->   Operation 439 'sext' 'sext_ln776_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_1, i10 %r_addr_9" [dilithium2/poly.c:776]   --->   Operation 440 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 441 [1/1] (1.80ns)   --->   "%sub_ln777_1 = sub i14 4096, i14 %zext_ln752_1" [dilithium2/poly.c:777]   --->   Operation 441 'sub' 'sub_ln777_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln777_1 = sext i14 %sub_ln777_1" [dilithium2/poly.c:777]   --->   Operation 442 'sext' 'sext_ln777_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_1, i10 %r_addr_10" [dilithium2/poly.c:777]   --->   Operation 443 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.35>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln752_1 = or i10 %tmp_s, i10 11" [dilithium2/poly.c:752]   --->   Operation 444 'or' 'or_ln752_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln752_65 = zext i10 %or_ln752_1" [dilithium2/poly.c:752]   --->   Operation 445 'zext' 'zext_ln752_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%r_addr_11 = getelementptr i32 %r, i64 0, i64 %zext_ln752_65" [dilithium2/poly.c:752]   --->   Operation 446 'getelementptr' 'r_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_35, i32 7" [dilithium2/poly.c:752]   --->   Operation 447 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%zext_ln752_33 = zext i1 %tmp_39" [dilithium2/poly.c:752]   --->   Operation 448 'zext' 'zext_ln752_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/2] (2.77ns)   --->   "%sk_load_36 = load i12 %sk_addr_36" [dilithium2/poly.c:753]   --->   Operation 449 'load' 'sk_load_36' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%shl_ln753_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_36, i1 0" [dilithium2/poly.c:753]   --->   Operation 450 'bitconcatenate' 'shl_ln753_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 451 [1/2] (2.77ns)   --->   "%sk_load_37 = load i12 %sk_addr_37" [dilithium2/poly.c:754]   --->   Operation 451 'load' 'sk_load_37' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%trunc_ln755_1 = trunc i8 %sk_load_37" [dilithium2/poly.c:755]   --->   Operation 452 'trunc' 'trunc_ln755_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%tmp_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_33" [dilithium2/poly.c:755]   --->   Operation 453 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%or_ln755 = or i9 %tmp_41, i9 %shl_ln753_1" [dilithium2/poly.c:755]   --->   Operation 454 'or' 'or_ln755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%or_ln755_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_1, i9 %or_ln755" [dilithium2/poly.c:755]   --->   Operation 455 'bitconcatenate' 'or_ln755_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_1)   --->   "%zext_ln757_1 = zext i13 %or_ln755_1" [dilithium2/poly.c:757]   --->   Operation 456 'zext' 'zext_ln757_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (1.77ns)   --->   "%add_ln758_1 = add i12 %a_read, i12 20" [dilithium2/poly.c:758]   --->   Operation 457 'add' 'add_ln758_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln758_1 = zext i12 %add_ln758_1" [dilithium2/poly.c:758]   --->   Operation 458 'zext' 'zext_ln758_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%sk_addr_38 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_1" [dilithium2/poly.c:758]   --->   Operation 459 'getelementptr' 'sk_addr_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [2/2] (2.77ns)   --->   "%sk_load_38 = load i12 %sk_addr_38" [dilithium2/poly.c:758]   --->   Operation 460 'load' 'sk_load_38' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 461 [1/1] (1.77ns)   --->   "%add_ln759_1 = add i12 %a_read, i12 21" [dilithium2/poly.c:759]   --->   Operation 461 'add' 'add_ln759_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln759_1 = zext i12 %add_ln759_1" [dilithium2/poly.c:759]   --->   Operation 462 'zext' 'zext_ln759_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%sk_addr_39 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_1" [dilithium2/poly.c:759]   --->   Operation 463 'getelementptr' 'sk_addr_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [2/2] (2.77ns)   --->   "%sk_load_39 = load i12 %sk_addr_39" [dilithium2/poly.c:759]   --->   Operation 464 'load' 'sk_load_39' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 465 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_1 = sub i14 4096, i14 %zext_ln757_1" [dilithium2/poly.c:778]   --->   Operation 465 'sub' 'sub_ln778_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln778_1 = sext i14 %sub_ln778_1" [dilithium2/poly.c:778]   --->   Operation 466 'sext' 'sext_ln778_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_1, i10 %r_addr_11" [dilithium2/poly.c:778]   --->   Operation 467 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.35>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln757_1 = or i10 %tmp_s, i10 12" [dilithium2/poly.c:757]   --->   Operation 468 'or' 'or_ln757_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln757_65 = zext i10 %or_ln757_1" [dilithium2/poly.c:757]   --->   Operation 469 'zext' 'zext_ln757_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%r_addr_12 = getelementptr i32 %r, i64 0, i64 %zext_ln757_65" [dilithium2/poly.c:757]   --->   Operation 470 'getelementptr' 'r_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%lshr_ln757_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_37, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 471 'partselect' 'lshr_ln757_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%zext_ln757_33 = zext i4 %lshr_ln757_1" [dilithium2/poly.c:757]   --->   Operation 472 'zext' 'zext_ln757_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 473 [1/2] (2.77ns)   --->   "%sk_load_38 = load i12 %sk_addr_38" [dilithium2/poly.c:758]   --->   Operation 473 'load' 'sk_load_38' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%trunc_ln758_1 = trunc i8 %sk_load_38" [dilithium2/poly.c:758]   --->   Operation 474 'trunc' 'trunc_ln758_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/2] (2.77ns)   --->   "%sk_load_39 = load i12 %sk_addr_39" [dilithium2/poly.c:759]   --->   Operation 475 'load' 'sk_load_39' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%trunc_ln760_1 = trunc i8 %sk_load_39" [dilithium2/poly.c:760]   --->   Operation 476 'trunc' 'trunc_ln760_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%tmp_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_33" [dilithium2/poly.c:760]   --->   Operation 477 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%tmp_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_1, i4 0" [dilithium2/poly.c:760]   --->   Operation 478 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%or_ln760_31 = or i9 %tmp_45, i9 %tmp_43" [dilithium2/poly.c:760]   --->   Operation 479 'or' 'or_ln760_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_38, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 480 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%or_ln760_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_1, i3 %tmp_47, i9 %or_ln760_31" [dilithium2/poly.c:760]   --->   Operation 481 'bitconcatenate' 'or_ln760_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_1)   --->   "%zext_ln762_1 = zext i13 %or_ln760_1" [dilithium2/poly.c:762]   --->   Operation 482 'zext' 'zext_ln762_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%lshr_ln762_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_39, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 483 'partselect' 'lshr_ln762_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (1.77ns)   --->   "%add_ln763_1 = add i12 %a_read, i12 22" [dilithium2/poly.c:763]   --->   Operation 484 'add' 'add_ln763_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln763_1 = zext i12 %add_ln763_1" [dilithium2/poly.c:763]   --->   Operation 485 'zext' 'zext_ln763_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%sk_addr_40 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_1" [dilithium2/poly.c:763]   --->   Operation 486 'getelementptr' 'sk_addr_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [2/2] (2.77ns)   --->   "%sk_load_40 = load i12 %sk_addr_40" [dilithium2/poly.c:763]   --->   Operation 487 'load' 'sk_load_40' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 488 [1/1] (1.77ns)   --->   "%add_ln767_1 = add i12 %a_read, i12 23" [dilithium2/poly.c:767]   --->   Operation 488 'add' 'add_ln767_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln767_1 = zext i12 %add_ln767_1" [dilithium2/poly.c:767]   --->   Operation 489 'zext' 'zext_ln767_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%sk_addr_41 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_1" [dilithium2/poly.c:767]   --->   Operation 490 'getelementptr' 'sk_addr_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 491 [2/2] (2.77ns)   --->   "%sk_load_41 = load i12 %sk_addr_41" [dilithium2/poly.c:767]   --->   Operation 491 'load' 'sk_load_41' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 492 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_1 = sub i14 4096, i14 %zext_ln762_1" [dilithium2/poly.c:779]   --->   Operation 492 'sub' 'sub_ln779_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln779_1 = sext i14 %sub_ln779_1" [dilithium2/poly.c:779]   --->   Operation 493 'sext' 'sext_ln779_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_1, i10 %r_addr_12" [dilithium2/poly.c:779]   --->   Operation 494 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.35>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln762_1 = or i10 %tmp_s, i10 13" [dilithium2/poly.c:762]   --->   Operation 495 'or' 'or_ln762_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln762_33 = zext i10 %or_ln762_1" [dilithium2/poly.c:762]   --->   Operation 496 'zext' 'zext_ln762_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%r_addr_13 = getelementptr i32 %r, i64 0, i64 %zext_ln762_33" [dilithium2/poly.c:762]   --->   Operation 497 'getelementptr' 'r_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 498 [1/2] (2.77ns)   --->   "%sk_load_40 = load i12 %sk_addr_40" [dilithium2/poly.c:763]   --->   Operation 498 'load' 'sk_load_40' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln764_1 = trunc i8 %sk_load_40" [dilithium2/poly.c:764]   --->   Operation 499 'trunc' 'trunc_ln764_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln764_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_1, i7 %lshr_ln762_1" [dilithium2/poly.c:764]   --->   Operation 500 'bitconcatenate' 'or_ln764_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln766_1 = zext i13 %or_ln764_1" [dilithium2/poly.c:766]   --->   Operation 501 'zext' 'zext_ln766_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [1/2] (2.77ns)   --->   "%sk_load_41 = load i12 %sk_addr_41" [dilithium2/poly.c:767]   --->   Operation 502 'load' 'sk_load_41' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 503 [1/1] (1.77ns)   --->   "%add_ln768_1 = add i12 %a_read, i12 24" [dilithium2/poly.c:768]   --->   Operation 503 'add' 'add_ln768_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln768_1 = zext i12 %add_ln768_1" [dilithium2/poly.c:768]   --->   Operation 504 'zext' 'zext_ln768_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%sk_addr_42 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_1" [dilithium2/poly.c:768]   --->   Operation 505 'getelementptr' 'sk_addr_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [2/2] (2.77ns)   --->   "%sk_load_42 = load i12 %sk_addr_42" [dilithium2/poly.c:768]   --->   Operation 506 'load' 'sk_load_42' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 507 [1/1] (1.77ns)   --->   "%add_ln772_1 = add i12 %a_read, i12 25" [dilithium2/poly.c:772]   --->   Operation 507 'add' 'add_ln772_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln772_1 = zext i12 %add_ln772_1" [dilithium2/poly.c:772]   --->   Operation 508 'zext' 'zext_ln772_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%sk_addr_43 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_1" [dilithium2/poly.c:772]   --->   Operation 509 'getelementptr' 'sk_addr_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 510 [2/2] (2.77ns)   --->   "%sk_load_43 = load i12 %sk_addr_43" [dilithium2/poly.c:772]   --->   Operation 510 'load' 'sk_load_43' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 511 [1/1] (1.80ns)   --->   "%sub_ln780_1 = sub i14 4096, i14 %zext_ln766_1" [dilithium2/poly.c:780]   --->   Operation 511 'sub' 'sub_ln780_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln780_1 = sext i14 %sub_ln780_1" [dilithium2/poly.c:780]   --->   Operation 512 'sext' 'sext_ln780_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_1, i10 %r_addr_13" [dilithium2/poly.c:780]   --->   Operation 513 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 7.35>
ST_14 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln766_1 = or i10 %tmp_s, i10 14" [dilithium2/poly.c:766]   --->   Operation 514 'or' 'or_ln766_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln766_65 = zext i10 %or_ln766_1" [dilithium2/poly.c:766]   --->   Operation 515 'zext' 'zext_ln766_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%r_addr_14 = getelementptr i32 %r, i64 0, i64 %zext_ln766_65" [dilithium2/poly.c:766]   --->   Operation 516 'getelementptr' 'r_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln771_1 = or i10 %tmp_s, i10 15" [dilithium2/poly.c:771]   --->   Operation 517 'or' 'or_ln771_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln771_33 = zext i10 %or_ln771_1" [dilithium2/poly.c:771]   --->   Operation 518 'zext' 'zext_ln771_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%r_addr_15 = getelementptr i32 %r, i64 0, i64 %zext_ln771_33" [dilithium2/poly.c:771]   --->   Operation 519 'getelementptr' 'r_addr_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%lshr_ln766_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_40, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 520 'partselect' 'lshr_ln766_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%zext_ln766_33 = zext i2 %lshr_ln766_1" [dilithium2/poly.c:766]   --->   Operation 521 'zext' 'zext_ln766_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%trunc_ln767_1 = trunc i8 %sk_load_41" [dilithium2/poly.c:767]   --->   Operation 522 'trunc' 'trunc_ln767_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 523 [1/2] (2.77ns)   --->   "%sk_load_42 = load i12 %sk_addr_42" [dilithium2/poly.c:768]   --->   Operation 523 'load' 'sk_load_42' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%trunc_ln769_1 = trunc i8 %sk_load_42" [dilithium2/poly.c:769]   --->   Operation 524 'trunc' 'trunc_ln769_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%tmp_49 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_33" [dilithium2/poly.c:769]   --->   Operation 525 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%tmp_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_1, i2 0" [dilithium2/poly.c:769]   --->   Operation 526 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%or_ln769_31 = or i9 %tmp_51, i9 %tmp_49" [dilithium2/poly.c:769]   --->   Operation 527 'or' 'or_ln769_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_41, i32 7" [dilithium2/poly.c:769]   --->   Operation 528 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%or_ln769_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_1, i1 %tmp_53, i9 %or_ln769_31" [dilithium2/poly.c:769]   --->   Operation 529 'bitconcatenate' 'or_ln769_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_1)   --->   "%zext_ln771_1 = zext i13 %or_ln769_1" [dilithium2/poly.c:771]   --->   Operation 530 'zext' 'zext_ln771_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%lshr_ln771_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_42, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 531 'partselect' 'lshr_ln771_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [1/2] (2.77ns)   --->   "%sk_load_43 = load i12 %sk_addr_43" [dilithium2/poly.c:772]   --->   Operation 532 'load' 'sk_load_43' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln772_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_43, i5 %lshr_ln771_1" [dilithium2/poly.c:772]   --->   Operation 533 'bitconcatenate' 'or_ln772_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln775_1 = zext i13 %or_ln772_1" [dilithium2/poly.c:775]   --->   Operation 534 'zext' 'zext_ln775_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_1 = sub i14 4096, i14 %zext_ln771_1" [dilithium2/poly.c:781]   --->   Operation 535 'sub' 'sub_ln781_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln781_1 = sext i14 %sub_ln781_1" [dilithium2/poly.c:781]   --->   Operation 536 'sext' 'sext_ln781_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 537 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_1, i10 %r_addr_14" [dilithium2/poly.c:781]   --->   Operation 537 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 538 [1/1] (1.80ns)   --->   "%sub_ln782_1 = sub i14 4096, i14 %zext_ln775_1" [dilithium2/poly.c:782]   --->   Operation 538 'sub' 'sub_ln782_1' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln782_1 = sext i14 %sub_ln782_1" [dilithium2/poly.c:782]   --->   Operation 539 'sext' 'sext_ln782_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_1, i10 %r_addr_15" [dilithium2/poly.c:782]   --->   Operation 540 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 541 [1/1] (1.77ns)   --->   "%add_ln739_1 = add i12 %a_read, i12 26" [dilithium2/poly.c:739]   --->   Operation 541 'add' 'add_ln739_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln739_1 = zext i12 %add_ln739_1" [dilithium2/poly.c:739]   --->   Operation 542 'zext' 'zext_ln739_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_1" [dilithium2/poly.c:739]   --->   Operation 543 'getelementptr' 'sk_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 544 [2/2] (2.77ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [dilithium2/poly.c:739]   --->   Operation 544 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 545 [1/1] (1.77ns)   --->   "%add_ln740_2 = add i12 %a_read, i12 27" [dilithium2/poly.c:740]   --->   Operation 545 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_2" [dilithium2/poly.c:740]   --->   Operation 546 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%sk_addr_44 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_2" [dilithium2/poly.c:740]   --->   Operation 547 'getelementptr' 'sk_addr_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 548 [2/2] (2.77ns)   --->   "%sk_load_44 = load i12 %sk_addr_44" [dilithium2/poly.c:740]   --->   Operation 548 'load' 'sk_load_44' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 15 <SV = 14> <Delay = 7.35>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln739_1 = or i10 %tmp_s, i10 16" [dilithium2/poly.c:739]   --->   Operation 549 'or' 'or_ln739_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln739_33 = zext i10 %or_ln739_1" [dilithium2/poly.c:739]   --->   Operation 550 'zext' 'zext_ln739_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%r_addr_16 = getelementptr i32 %r, i64 0, i64 %zext_ln739_33" [dilithium2/poly.c:739]   --->   Operation 551 'getelementptr' 'r_addr_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 552 [1/2] (2.77ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [dilithium2/poly.c:739]   --->   Operation 552 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 553 [1/2] (2.77ns)   --->   "%sk_load_44 = load i12 %sk_addr_44" [dilithium2/poly.c:740]   --->   Operation 553 'load' 'sk_load_44' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln741_2 = trunc i8 %sk_load_44" [dilithium2/poly.c:741]   --->   Operation 554 'trunc' 'trunc_ln741_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_2, i8 %sk_load_2" [dilithium2/poly.c:741]   --->   Operation 555 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln743_2 = zext i13 %tmp_5" [dilithium2/poly.c:743]   --->   Operation 556 'zext' 'zext_ln743_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (1.77ns)   --->   "%add_ln744_2 = add i12 %a_read, i12 28" [dilithium2/poly.c:744]   --->   Operation 557 'add' 'add_ln744_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln744_2 = zext i12 %add_ln744_2" [dilithium2/poly.c:744]   --->   Operation 558 'zext' 'zext_ln744_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%sk_addr_45 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_2" [dilithium2/poly.c:744]   --->   Operation 559 'getelementptr' 'sk_addr_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 560 [2/2] (2.77ns)   --->   "%sk_load_45 = load i12 %sk_addr_45" [dilithium2/poly.c:744]   --->   Operation 560 'load' 'sk_load_45' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 561 [1/1] (1.77ns)   --->   "%add_ln745_2 = add i12 %a_read, i12 29" [dilithium2/poly.c:745]   --->   Operation 561 'add' 'add_ln745_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln745_2 = zext i12 %add_ln745_2" [dilithium2/poly.c:745]   --->   Operation 562 'zext' 'zext_ln745_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%sk_addr_46 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_2" [dilithium2/poly.c:745]   --->   Operation 563 'getelementptr' 'sk_addr_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [2/2] (2.77ns)   --->   "%sk_load_46 = load i12 %sk_addr_46" [dilithium2/poly.c:745]   --->   Operation 564 'load' 'sk_load_46' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 565 [1/1] (1.80ns)   --->   "%sub_ln775_2 = sub i14 4096, i14 %zext_ln743_2" [dilithium2/poly.c:775]   --->   Operation 565 'sub' 'sub_ln775_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln775_2 = sext i14 %sub_ln775_2" [dilithium2/poly.c:775]   --->   Operation 566 'sext' 'sext_ln775_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_2, i10 %r_addr_16" [dilithium2/poly.c:775]   --->   Operation 567 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 7.35>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln743_2 = or i10 %tmp_s, i10 17" [dilithium2/poly.c:743]   --->   Operation 568 'or' 'or_ln743_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln743_66 = zext i10 %or_ln743_2" [dilithium2/poly.c:743]   --->   Operation 569 'zext' 'zext_ln743_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%r_addr_17 = getelementptr i32 %r, i64 0, i64 %zext_ln743_66" [dilithium2/poly.c:743]   --->   Operation 570 'getelementptr' 'r_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%lshr_ln743_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_44, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 571 'partselect' 'lshr_ln743_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%zext_ln743_34 = zext i3 %lshr_ln743_2" [dilithium2/poly.c:743]   --->   Operation 572 'zext' 'zext_ln743_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 573 [1/2] (2.77ns)   --->   "%sk_load_45 = load i12 %sk_addr_45" [dilithium2/poly.c:744]   --->   Operation 573 'load' 'sk_load_45' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%trunc_ln744_2 = trunc i8 %sk_load_45" [dilithium2/poly.c:744]   --->   Operation 574 'trunc' 'trunc_ln744_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 575 [1/2] (2.77ns)   --->   "%sk_load_46 = load i12 %sk_addr_46" [dilithium2/poly.c:745]   --->   Operation 575 'load' 'sk_load_46' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%trunc_ln746_2 = trunc i8 %sk_load_46" [dilithium2/poly.c:746]   --->   Operation 576 'trunc' 'trunc_ln746_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%tmp_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_34" [dilithium2/poly.c:746]   --->   Operation 577 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%tmp_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_2, i3 0" [dilithium2/poly.c:746]   --->   Operation 578 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%or_ln746_32 = or i9 %tmp_57, i9 %tmp_55" [dilithium2/poly.c:746]   --->   Operation 579 'or' 'or_ln746_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_45, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 580 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%or_ln746_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_2, i2 %tmp_59, i9 %or_ln746_32" [dilithium2/poly.c:746]   --->   Operation 581 'bitconcatenate' 'or_ln746_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_2)   --->   "%zext_ln748_2 = zext i13 %or_ln746_2" [dilithium2/poly.c:748]   --->   Operation 582 'zext' 'zext_ln748_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%lshr_ln748_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_46, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 583 'partselect' 'lshr_ln748_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (1.77ns)   --->   "%add_ln749_2 = add i12 %a_read, i12 30" [dilithium2/poly.c:749]   --->   Operation 584 'add' 'add_ln749_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln749_2 = zext i12 %add_ln749_2" [dilithium2/poly.c:749]   --->   Operation 585 'zext' 'zext_ln749_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%sk_addr_47 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_2" [dilithium2/poly.c:749]   --->   Operation 586 'getelementptr' 'sk_addr_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 587 [2/2] (2.77ns)   --->   "%sk_load_47 = load i12 %sk_addr_47" [dilithium2/poly.c:749]   --->   Operation 587 'load' 'sk_load_47' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 588 [1/1] (1.77ns)   --->   "%add_ln753_2 = add i12 %a_read, i12 31" [dilithium2/poly.c:753]   --->   Operation 588 'add' 'add_ln753_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln753_2 = zext i12 %add_ln753_2" [dilithium2/poly.c:753]   --->   Operation 589 'zext' 'zext_ln753_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%sk_addr_48 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_2" [dilithium2/poly.c:753]   --->   Operation 590 'getelementptr' 'sk_addr_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 591 [2/2] (2.77ns)   --->   "%sk_load_48 = load i12 %sk_addr_48" [dilithium2/poly.c:753]   --->   Operation 591 'load' 'sk_load_48' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 592 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_2 = sub i14 4096, i14 %zext_ln748_2" [dilithium2/poly.c:776]   --->   Operation 592 'sub' 'sub_ln776_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln776_2 = sext i14 %sub_ln776_2" [dilithium2/poly.c:776]   --->   Operation 593 'sext' 'sext_ln776_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 594 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_2, i10 %r_addr_17" [dilithium2/poly.c:776]   --->   Operation 594 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 7.35>
ST_17 : Operation 595 [1/1] (0.00ns)   --->   "%or_ln748_2 = or i10 %tmp_s, i10 18" [dilithium2/poly.c:748]   --->   Operation 595 'or' 'or_ln748_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln748_34 = zext i10 %or_ln748_2" [dilithium2/poly.c:748]   --->   Operation 596 'zext' 'zext_ln748_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 597 [1/1] (0.00ns)   --->   "%r_addr_18 = getelementptr i32 %r, i64 0, i64 %zext_ln748_34" [dilithium2/poly.c:748]   --->   Operation 597 'getelementptr' 'r_addr_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 598 [1/2] (2.77ns)   --->   "%sk_load_47 = load i12 %sk_addr_47" [dilithium2/poly.c:749]   --->   Operation 598 'load' 'sk_load_47' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln750_2 = trunc i8 %sk_load_47" [dilithium2/poly.c:750]   --->   Operation 599 'trunc' 'trunc_ln750_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln750_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_2, i6 %lshr_ln748_2" [dilithium2/poly.c:750]   --->   Operation 600 'bitconcatenate' 'or_ln750_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln752_2 = zext i13 %or_ln750_2" [dilithium2/poly.c:752]   --->   Operation 601 'zext' 'zext_ln752_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 602 [1/2] (2.77ns)   --->   "%sk_load_48 = load i12 %sk_addr_48" [dilithium2/poly.c:753]   --->   Operation 602 'load' 'sk_load_48' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 603 [1/1] (1.77ns)   --->   "%add_ln754_2 = add i12 %a_read, i12 32" [dilithium2/poly.c:754]   --->   Operation 603 'add' 'add_ln754_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln754_2 = zext i12 %add_ln754_2" [dilithium2/poly.c:754]   --->   Operation 604 'zext' 'zext_ln754_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%sk_addr_49 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_2" [dilithium2/poly.c:754]   --->   Operation 605 'getelementptr' 'sk_addr_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 606 [2/2] (2.77ns)   --->   "%sk_load_49 = load i12 %sk_addr_49" [dilithium2/poly.c:754]   --->   Operation 606 'load' 'sk_load_49' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 607 [1/1] (1.77ns)   --->   "%add_ln758_2 = add i12 %a_read, i12 33" [dilithium2/poly.c:758]   --->   Operation 607 'add' 'add_ln758_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln758_2 = zext i12 %add_ln758_2" [dilithium2/poly.c:758]   --->   Operation 608 'zext' 'zext_ln758_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%sk_addr_50 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_2" [dilithium2/poly.c:758]   --->   Operation 609 'getelementptr' 'sk_addr_50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [2/2] (2.77ns)   --->   "%sk_load_50 = load i12 %sk_addr_50" [dilithium2/poly.c:758]   --->   Operation 610 'load' 'sk_load_50' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 611 [1/1] (1.80ns)   --->   "%sub_ln777_2 = sub i14 4096, i14 %zext_ln752_2" [dilithium2/poly.c:777]   --->   Operation 611 'sub' 'sub_ln777_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln777_2 = sext i14 %sub_ln777_2" [dilithium2/poly.c:777]   --->   Operation 612 'sext' 'sext_ln777_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 613 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_2, i10 %r_addr_18" [dilithium2/poly.c:777]   --->   Operation 613 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 7.35>
ST_18 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln752_2 = or i10 %tmp_s, i10 19" [dilithium2/poly.c:752]   --->   Operation 614 'or' 'or_ln752_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln752_66 = zext i10 %or_ln752_2" [dilithium2/poly.c:752]   --->   Operation 615 'zext' 'zext_ln752_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%r_addr_19 = getelementptr i32 %r, i64 0, i64 %zext_ln752_66" [dilithium2/poly.c:752]   --->   Operation 616 'getelementptr' 'r_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_47, i32 7" [dilithium2/poly.c:752]   --->   Operation 617 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%zext_ln752_34 = zext i1 %tmp_61" [dilithium2/poly.c:752]   --->   Operation 618 'zext' 'zext_ln752_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%shl_ln753_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_48, i1 0" [dilithium2/poly.c:753]   --->   Operation 619 'bitconcatenate' 'shl_ln753_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 620 [1/2] (2.77ns)   --->   "%sk_load_49 = load i12 %sk_addr_49" [dilithium2/poly.c:754]   --->   Operation 620 'load' 'sk_load_49' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%trunc_ln755_2 = trunc i8 %sk_load_49" [dilithium2/poly.c:755]   --->   Operation 621 'trunc' 'trunc_ln755_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%tmp_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_34" [dilithium2/poly.c:755]   --->   Operation 622 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%or_ln755_32 = or i9 %tmp_63, i9 %shl_ln753_2" [dilithium2/poly.c:755]   --->   Operation 623 'or' 'or_ln755_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%or_ln755_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_2, i9 %or_ln755_32" [dilithium2/poly.c:755]   --->   Operation 624 'bitconcatenate' 'or_ln755_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_2)   --->   "%zext_ln757_2 = zext i13 %or_ln755_2" [dilithium2/poly.c:757]   --->   Operation 625 'zext' 'zext_ln757_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 626 [1/2] (2.77ns)   --->   "%sk_load_50 = load i12 %sk_addr_50" [dilithium2/poly.c:758]   --->   Operation 626 'load' 'sk_load_50' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 627 [1/1] (1.77ns)   --->   "%add_ln759_2 = add i12 %a_read, i12 34" [dilithium2/poly.c:759]   --->   Operation 627 'add' 'add_ln759_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln759_2 = zext i12 %add_ln759_2" [dilithium2/poly.c:759]   --->   Operation 628 'zext' 'zext_ln759_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 629 [1/1] (0.00ns)   --->   "%sk_addr_51 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_2" [dilithium2/poly.c:759]   --->   Operation 629 'getelementptr' 'sk_addr_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 630 [2/2] (2.77ns)   --->   "%sk_load_51 = load i12 %sk_addr_51" [dilithium2/poly.c:759]   --->   Operation 630 'load' 'sk_load_51' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 631 [1/1] (1.77ns)   --->   "%add_ln763_2 = add i12 %a_read, i12 35" [dilithium2/poly.c:763]   --->   Operation 631 'add' 'add_ln763_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln763_2 = zext i12 %add_ln763_2" [dilithium2/poly.c:763]   --->   Operation 632 'zext' 'zext_ln763_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 633 [1/1] (0.00ns)   --->   "%sk_addr_52 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_2" [dilithium2/poly.c:763]   --->   Operation 633 'getelementptr' 'sk_addr_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 634 [2/2] (2.77ns)   --->   "%sk_load_52 = load i12 %sk_addr_52" [dilithium2/poly.c:763]   --->   Operation 634 'load' 'sk_load_52' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 635 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_2 = sub i14 4096, i14 %zext_ln757_2" [dilithium2/poly.c:778]   --->   Operation 635 'sub' 'sub_ln778_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln778_2 = sext i14 %sub_ln778_2" [dilithium2/poly.c:778]   --->   Operation 636 'sext' 'sext_ln778_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 637 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_2, i10 %r_addr_19" [dilithium2/poly.c:778]   --->   Operation 637 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 7.35>
ST_19 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln757_2 = or i10 %tmp_s, i10 20" [dilithium2/poly.c:757]   --->   Operation 638 'or' 'or_ln757_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln757_66 = zext i10 %or_ln757_2" [dilithium2/poly.c:757]   --->   Operation 639 'zext' 'zext_ln757_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 640 [1/1] (0.00ns)   --->   "%r_addr_20 = getelementptr i32 %r, i64 0, i64 %zext_ln757_66" [dilithium2/poly.c:757]   --->   Operation 640 'getelementptr' 'r_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln762_2 = or i10 %tmp_s, i10 21" [dilithium2/poly.c:762]   --->   Operation 641 'or' 'or_ln762_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln762_34 = zext i10 %or_ln762_2" [dilithium2/poly.c:762]   --->   Operation 642 'zext' 'zext_ln762_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 643 [1/1] (0.00ns)   --->   "%r_addr_21 = getelementptr i32 %r, i64 0, i64 %zext_ln762_34" [dilithium2/poly.c:762]   --->   Operation 643 'getelementptr' 'r_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%lshr_ln757_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_49, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 644 'partselect' 'lshr_ln757_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%zext_ln757_34 = zext i4 %lshr_ln757_2" [dilithium2/poly.c:757]   --->   Operation 645 'zext' 'zext_ln757_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%trunc_ln758_2 = trunc i8 %sk_load_50" [dilithium2/poly.c:758]   --->   Operation 646 'trunc' 'trunc_ln758_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 647 [1/2] (2.77ns)   --->   "%sk_load_51 = load i12 %sk_addr_51" [dilithium2/poly.c:759]   --->   Operation 647 'load' 'sk_load_51' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%trunc_ln760_2 = trunc i8 %sk_load_51" [dilithium2/poly.c:760]   --->   Operation 648 'trunc' 'trunc_ln760_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%tmp_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_34" [dilithium2/poly.c:760]   --->   Operation 649 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%tmp_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_2, i4 0" [dilithium2/poly.c:760]   --->   Operation 650 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%or_ln760_32 = or i9 %tmp_65, i9 %tmp_64" [dilithium2/poly.c:760]   --->   Operation 651 'or' 'or_ln760_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%tmp_66 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_50, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 652 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%or_ln760_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_2, i3 %tmp_66, i9 %or_ln760_32" [dilithium2/poly.c:760]   --->   Operation 653 'bitconcatenate' 'or_ln760_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_2)   --->   "%zext_ln762_2 = zext i13 %or_ln760_2" [dilithium2/poly.c:762]   --->   Operation 654 'zext' 'zext_ln762_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 655 [1/1] (0.00ns)   --->   "%lshr_ln762_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_51, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 655 'partselect' 'lshr_ln762_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 656 [1/2] (2.77ns)   --->   "%sk_load_52 = load i12 %sk_addr_52" [dilithium2/poly.c:763]   --->   Operation 656 'load' 'sk_load_52' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln764_2 = trunc i8 %sk_load_52" [dilithium2/poly.c:764]   --->   Operation 657 'trunc' 'trunc_ln764_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln764_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_2, i7 %lshr_ln762_2" [dilithium2/poly.c:764]   --->   Operation 658 'bitconcatenate' 'or_ln764_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln766_2 = zext i13 %or_ln764_2" [dilithium2/poly.c:766]   --->   Operation 659 'zext' 'zext_ln766_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 660 [1/1] (1.77ns)   --->   "%add_ln767_2 = add i12 %a_read, i12 36" [dilithium2/poly.c:767]   --->   Operation 660 'add' 'add_ln767_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln767_2 = zext i12 %add_ln767_2" [dilithium2/poly.c:767]   --->   Operation 661 'zext' 'zext_ln767_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%sk_addr_53 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_2" [dilithium2/poly.c:767]   --->   Operation 662 'getelementptr' 'sk_addr_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 663 [2/2] (2.77ns)   --->   "%sk_load_53 = load i12 %sk_addr_53" [dilithium2/poly.c:767]   --->   Operation 663 'load' 'sk_load_53' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 664 [1/1] (1.77ns)   --->   "%add_ln768_2 = add i12 %a_read, i12 37" [dilithium2/poly.c:768]   --->   Operation 664 'add' 'add_ln768_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln768_2 = zext i12 %add_ln768_2" [dilithium2/poly.c:768]   --->   Operation 665 'zext' 'zext_ln768_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%sk_addr_54 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_2" [dilithium2/poly.c:768]   --->   Operation 666 'getelementptr' 'sk_addr_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 667 [2/2] (2.77ns)   --->   "%sk_load_54 = load i12 %sk_addr_54" [dilithium2/poly.c:768]   --->   Operation 667 'load' 'sk_load_54' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 668 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_2 = sub i14 4096, i14 %zext_ln762_2" [dilithium2/poly.c:779]   --->   Operation 668 'sub' 'sub_ln779_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln779_2 = sext i14 %sub_ln779_2" [dilithium2/poly.c:779]   --->   Operation 669 'sext' 'sext_ln779_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_2, i10 %r_addr_20" [dilithium2/poly.c:779]   --->   Operation 670 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 671 [1/1] (1.80ns)   --->   "%sub_ln780_2 = sub i14 4096, i14 %zext_ln766_2" [dilithium2/poly.c:780]   --->   Operation 671 'sub' 'sub_ln780_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln780_2 = sext i14 %sub_ln780_2" [dilithium2/poly.c:780]   --->   Operation 672 'sext' 'sext_ln780_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 673 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_2, i10 %r_addr_21" [dilithium2/poly.c:780]   --->   Operation 673 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 7.35>
ST_20 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln766_2 = or i10 %tmp_s, i10 22" [dilithium2/poly.c:766]   --->   Operation 674 'or' 'or_ln766_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln766_66 = zext i10 %or_ln766_2" [dilithium2/poly.c:766]   --->   Operation 675 'zext' 'zext_ln766_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "%r_addr_22 = getelementptr i32 %r, i64 0, i64 %zext_ln766_66" [dilithium2/poly.c:766]   --->   Operation 676 'getelementptr' 'r_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%lshr_ln766_2 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_52, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 677 'partselect' 'lshr_ln766_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%zext_ln766_34 = zext i2 %lshr_ln766_2" [dilithium2/poly.c:766]   --->   Operation 678 'zext' 'zext_ln766_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 679 [1/2] (2.77ns)   --->   "%sk_load_53 = load i12 %sk_addr_53" [dilithium2/poly.c:767]   --->   Operation 679 'load' 'sk_load_53' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%trunc_ln767_2 = trunc i8 %sk_load_53" [dilithium2/poly.c:767]   --->   Operation 680 'trunc' 'trunc_ln767_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 681 [1/2] (2.77ns)   --->   "%sk_load_54 = load i12 %sk_addr_54" [dilithium2/poly.c:768]   --->   Operation 681 'load' 'sk_load_54' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%trunc_ln769_2 = trunc i8 %sk_load_54" [dilithium2/poly.c:769]   --->   Operation 682 'trunc' 'trunc_ln769_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%tmp_67 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_34" [dilithium2/poly.c:769]   --->   Operation 683 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%tmp_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_2, i2 0" [dilithium2/poly.c:769]   --->   Operation 684 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%or_ln769_32 = or i9 %tmp_68, i9 %tmp_67" [dilithium2/poly.c:769]   --->   Operation 685 'or' 'or_ln769_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_53, i32 7" [dilithium2/poly.c:769]   --->   Operation 686 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%or_ln769_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_2, i1 %tmp_69, i9 %or_ln769_32" [dilithium2/poly.c:769]   --->   Operation 687 'bitconcatenate' 'or_ln769_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_2)   --->   "%zext_ln771_2 = zext i13 %or_ln769_2" [dilithium2/poly.c:771]   --->   Operation 688 'zext' 'zext_ln771_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "%lshr_ln771_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_54, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 689 'partselect' 'lshr_ln771_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 690 [1/1] (1.77ns)   --->   "%add_ln772_2 = add i12 %a_read, i12 38" [dilithium2/poly.c:772]   --->   Operation 690 'add' 'add_ln772_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln772_2 = zext i12 %add_ln772_2" [dilithium2/poly.c:772]   --->   Operation 691 'zext' 'zext_ln772_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "%sk_addr_55 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_2" [dilithium2/poly.c:772]   --->   Operation 692 'getelementptr' 'sk_addr_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 693 [2/2] (2.77ns)   --->   "%sk_load_55 = load i12 %sk_addr_55" [dilithium2/poly.c:772]   --->   Operation 693 'load' 'sk_load_55' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 694 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_2 = sub i14 4096, i14 %zext_ln771_2" [dilithium2/poly.c:781]   --->   Operation 694 'sub' 'sub_ln781_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln781_2 = sext i14 %sub_ln781_2" [dilithium2/poly.c:781]   --->   Operation 695 'sext' 'sext_ln781_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 696 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_2, i10 %r_addr_22" [dilithium2/poly.c:781]   --->   Operation 696 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 697 [1/1] (1.77ns)   --->   "%add_ln739_2 = add i12 %a_read, i12 39" [dilithium2/poly.c:739]   --->   Operation 697 'add' 'add_ln739_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln739_2 = zext i12 %add_ln739_2" [dilithium2/poly.c:739]   --->   Operation 698 'zext' 'zext_ln739_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 699 [1/1] (0.00ns)   --->   "%sk_addr_56 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_2" [dilithium2/poly.c:739]   --->   Operation 699 'getelementptr' 'sk_addr_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 700 [2/2] (2.77ns)   --->   "%sk_load_56 = load i12 %sk_addr_56" [dilithium2/poly.c:739]   --->   Operation 700 'load' 'sk_load_56' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 21 <SV = 20> <Delay = 7.35>
ST_21 : Operation 701 [1/1] (0.00ns)   --->   "%or_ln771_2 = or i10 %tmp_s, i10 23" [dilithium2/poly.c:771]   --->   Operation 701 'or' 'or_ln771_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln771_34 = zext i10 %or_ln771_2" [dilithium2/poly.c:771]   --->   Operation 702 'zext' 'zext_ln771_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 703 [1/1] (0.00ns)   --->   "%r_addr_23 = getelementptr i32 %r, i64 0, i64 %zext_ln771_34" [dilithium2/poly.c:771]   --->   Operation 703 'getelementptr' 'r_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 704 [1/2] (2.77ns)   --->   "%sk_load_55 = load i12 %sk_addr_55" [dilithium2/poly.c:772]   --->   Operation 704 'load' 'sk_load_55' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln772_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_55, i5 %lshr_ln771_2" [dilithium2/poly.c:772]   --->   Operation 705 'bitconcatenate' 'or_ln772_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln775_2 = zext i13 %or_ln772_2" [dilithium2/poly.c:775]   --->   Operation 706 'zext' 'zext_ln775_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 707 [1/1] (1.80ns)   --->   "%sub_ln782_2 = sub i14 4096, i14 %zext_ln775_2" [dilithium2/poly.c:782]   --->   Operation 707 'sub' 'sub_ln782_2' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln782_2 = sext i14 %sub_ln782_2" [dilithium2/poly.c:782]   --->   Operation 708 'sext' 'sext_ln782_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 709 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_2, i10 %r_addr_23" [dilithium2/poly.c:782]   --->   Operation 709 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 710 [1/2] (2.77ns)   --->   "%sk_load_56 = load i12 %sk_addr_56" [dilithium2/poly.c:739]   --->   Operation 710 'load' 'sk_load_56' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 711 [1/1] (1.77ns)   --->   "%add_ln740_3 = add i12 %a_read, i12 40" [dilithium2/poly.c:740]   --->   Operation 711 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln740_3 = zext i12 %add_ln740_3" [dilithium2/poly.c:740]   --->   Operation 712 'zext' 'zext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 713 [1/1] (0.00ns)   --->   "%sk_addr_57 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_3" [dilithium2/poly.c:740]   --->   Operation 713 'getelementptr' 'sk_addr_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 714 [2/2] (2.77ns)   --->   "%sk_load_57 = load i12 %sk_addr_57" [dilithium2/poly.c:740]   --->   Operation 714 'load' 'sk_load_57' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 715 [1/1] (1.77ns)   --->   "%add_ln744_3 = add i12 %a_read, i12 41" [dilithium2/poly.c:744]   --->   Operation 715 'add' 'add_ln744_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln744_3 = zext i12 %add_ln744_3" [dilithium2/poly.c:744]   --->   Operation 716 'zext' 'zext_ln744_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 717 [1/1] (0.00ns)   --->   "%sk_addr_58 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_3" [dilithium2/poly.c:744]   --->   Operation 717 'getelementptr' 'sk_addr_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 718 [2/2] (2.77ns)   --->   "%sk_load_58 = load i12 %sk_addr_58" [dilithium2/poly.c:744]   --->   Operation 718 'load' 'sk_load_58' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 22 <SV = 21> <Delay = 7.35>
ST_22 : Operation 719 [1/1] (0.00ns)   --->   "%or_ln739_2 = or i10 %tmp_s, i10 24" [dilithium2/poly.c:739]   --->   Operation 719 'or' 'or_ln739_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln739_34 = zext i10 %or_ln739_2" [dilithium2/poly.c:739]   --->   Operation 720 'zext' 'zext_ln739_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 721 [1/1] (0.00ns)   --->   "%r_addr_24 = getelementptr i32 %r, i64 0, i64 %zext_ln739_34" [dilithium2/poly.c:739]   --->   Operation 721 'getelementptr' 'r_addr_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 722 [1/2] (2.77ns)   --->   "%sk_load_57 = load i12 %sk_addr_57" [dilithium2/poly.c:740]   --->   Operation 722 'load' 'sk_load_57' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln741_3 = trunc i8 %sk_load_57" [dilithium2/poly.c:741]   --->   Operation 723 'trunc' 'trunc_ln741_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_3, i8 %sk_load_56" [dilithium2/poly.c:741]   --->   Operation 724 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln743_3 = zext i13 %tmp_7" [dilithium2/poly.c:743]   --->   Operation 725 'zext' 'zext_ln743_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 726 [1/2] (2.77ns)   --->   "%sk_load_58 = load i12 %sk_addr_58" [dilithium2/poly.c:744]   --->   Operation 726 'load' 'sk_load_58' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 727 [1/1] (1.77ns)   --->   "%add_ln745_3 = add i12 %a_read, i12 42" [dilithium2/poly.c:745]   --->   Operation 727 'add' 'add_ln745_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln745_3 = zext i12 %add_ln745_3" [dilithium2/poly.c:745]   --->   Operation 728 'zext' 'zext_ln745_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 729 [1/1] (0.00ns)   --->   "%sk_addr_59 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_3" [dilithium2/poly.c:745]   --->   Operation 729 'getelementptr' 'sk_addr_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 730 [2/2] (2.77ns)   --->   "%sk_load_59 = load i12 %sk_addr_59" [dilithium2/poly.c:745]   --->   Operation 730 'load' 'sk_load_59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 731 [1/1] (1.77ns)   --->   "%add_ln749_3 = add i12 %a_read, i12 43" [dilithium2/poly.c:749]   --->   Operation 731 'add' 'add_ln749_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln749_3 = zext i12 %add_ln749_3" [dilithium2/poly.c:749]   --->   Operation 732 'zext' 'zext_ln749_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 733 [1/1] (0.00ns)   --->   "%sk_addr_60 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_3" [dilithium2/poly.c:749]   --->   Operation 733 'getelementptr' 'sk_addr_60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 734 [2/2] (2.77ns)   --->   "%sk_load_60 = load i12 %sk_addr_60" [dilithium2/poly.c:749]   --->   Operation 734 'load' 'sk_load_60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 735 [1/1] (1.80ns)   --->   "%sub_ln775_3 = sub i14 4096, i14 %zext_ln743_3" [dilithium2/poly.c:775]   --->   Operation 735 'sub' 'sub_ln775_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln775_3 = sext i14 %sub_ln775_3" [dilithium2/poly.c:775]   --->   Operation 736 'sext' 'sext_ln775_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 737 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_3, i10 %r_addr_24" [dilithium2/poly.c:775]   --->   Operation 737 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 7.35>
ST_23 : Operation 738 [1/1] (0.00ns)   --->   "%or_ln743_3 = or i10 %tmp_s, i10 25" [dilithium2/poly.c:743]   --->   Operation 738 'or' 'or_ln743_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln743_67 = zext i10 %or_ln743_3" [dilithium2/poly.c:743]   --->   Operation 739 'zext' 'zext_ln743_67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%r_addr_25 = getelementptr i32 %r, i64 0, i64 %zext_ln743_67" [dilithium2/poly.c:743]   --->   Operation 740 'getelementptr' 'r_addr_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln748_3 = or i10 %tmp_s, i10 26" [dilithium2/poly.c:748]   --->   Operation 741 'or' 'or_ln748_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln748_35 = zext i10 %or_ln748_3" [dilithium2/poly.c:748]   --->   Operation 742 'zext' 'zext_ln748_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "%r_addr_26 = getelementptr i32 %r, i64 0, i64 %zext_ln748_35" [dilithium2/poly.c:748]   --->   Operation 743 'getelementptr' 'r_addr_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%lshr_ln743_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_57, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 744 'partselect' 'lshr_ln743_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%zext_ln743_35 = zext i3 %lshr_ln743_3" [dilithium2/poly.c:743]   --->   Operation 745 'zext' 'zext_ln743_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%trunc_ln744_3 = trunc i8 %sk_load_58" [dilithium2/poly.c:744]   --->   Operation 746 'trunc' 'trunc_ln744_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 747 [1/2] (2.77ns)   --->   "%sk_load_59 = load i12 %sk_addr_59" [dilithium2/poly.c:745]   --->   Operation 747 'load' 'sk_load_59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%trunc_ln746_3 = trunc i8 %sk_load_59" [dilithium2/poly.c:746]   --->   Operation 748 'trunc' 'trunc_ln746_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_35" [dilithium2/poly.c:746]   --->   Operation 749 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%tmp_71 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_3, i3 0" [dilithium2/poly.c:746]   --->   Operation 750 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%or_ln746_33 = or i9 %tmp_71, i9 %tmp_70" [dilithium2/poly.c:746]   --->   Operation 751 'or' 'or_ln746_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_58, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 752 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%or_ln746_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_3, i2 %tmp_72, i9 %or_ln746_33" [dilithium2/poly.c:746]   --->   Operation 753 'bitconcatenate' 'or_ln746_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_3)   --->   "%zext_ln748_3 = zext i13 %or_ln746_3" [dilithium2/poly.c:748]   --->   Operation 754 'zext' 'zext_ln748_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 755 [1/1] (0.00ns)   --->   "%lshr_ln748_3 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_59, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 755 'partselect' 'lshr_ln748_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 756 [1/2] (2.77ns)   --->   "%sk_load_60 = load i12 %sk_addr_60" [dilithium2/poly.c:749]   --->   Operation 756 'load' 'sk_load_60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln750_3 = trunc i8 %sk_load_60" [dilithium2/poly.c:750]   --->   Operation 757 'trunc' 'trunc_ln750_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln750_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_3, i6 %lshr_ln748_3" [dilithium2/poly.c:750]   --->   Operation 758 'bitconcatenate' 'or_ln750_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln752_3 = zext i13 %or_ln750_3" [dilithium2/poly.c:752]   --->   Operation 759 'zext' 'zext_ln752_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 760 [1/1] (1.77ns)   --->   "%add_ln753_3 = add i12 %a_read, i12 44" [dilithium2/poly.c:753]   --->   Operation 760 'add' 'add_ln753_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln753_3 = zext i12 %add_ln753_3" [dilithium2/poly.c:753]   --->   Operation 761 'zext' 'zext_ln753_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 762 [1/1] (0.00ns)   --->   "%sk_addr_61 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_3" [dilithium2/poly.c:753]   --->   Operation 762 'getelementptr' 'sk_addr_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 763 [2/2] (2.77ns)   --->   "%sk_load_61 = load i12 %sk_addr_61" [dilithium2/poly.c:753]   --->   Operation 763 'load' 'sk_load_61' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 764 [1/1] (1.77ns)   --->   "%add_ln754_3 = add i12 %a_read, i12 45" [dilithium2/poly.c:754]   --->   Operation 764 'add' 'add_ln754_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln754_3 = zext i12 %add_ln754_3" [dilithium2/poly.c:754]   --->   Operation 765 'zext' 'zext_ln754_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 766 [1/1] (0.00ns)   --->   "%sk_addr_62 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_3" [dilithium2/poly.c:754]   --->   Operation 766 'getelementptr' 'sk_addr_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 767 [2/2] (2.77ns)   --->   "%sk_load_62 = load i12 %sk_addr_62" [dilithium2/poly.c:754]   --->   Operation 767 'load' 'sk_load_62' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 768 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_3 = sub i14 4096, i14 %zext_ln748_3" [dilithium2/poly.c:776]   --->   Operation 768 'sub' 'sub_ln776_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln776_3 = sext i14 %sub_ln776_3" [dilithium2/poly.c:776]   --->   Operation 769 'sext' 'sext_ln776_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 770 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_3, i10 %r_addr_25" [dilithium2/poly.c:776]   --->   Operation 770 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 771 [1/1] (1.80ns)   --->   "%sub_ln777_3 = sub i14 4096, i14 %zext_ln752_3" [dilithium2/poly.c:777]   --->   Operation 771 'sub' 'sub_ln777_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln777_3 = sext i14 %sub_ln777_3" [dilithium2/poly.c:777]   --->   Operation 772 'sext' 'sext_ln777_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 773 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_3, i10 %r_addr_26" [dilithium2/poly.c:777]   --->   Operation 773 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 7.35>
ST_24 : Operation 774 [1/1] (0.00ns)   --->   "%or_ln752_3 = or i10 %tmp_s, i10 27" [dilithium2/poly.c:752]   --->   Operation 774 'or' 'or_ln752_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln752_67 = zext i10 %or_ln752_3" [dilithium2/poly.c:752]   --->   Operation 775 'zext' 'zext_ln752_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 776 [1/1] (0.00ns)   --->   "%r_addr_27 = getelementptr i32 %r, i64 0, i64 %zext_ln752_67" [dilithium2/poly.c:752]   --->   Operation 776 'getelementptr' 'r_addr_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_60, i32 7" [dilithium2/poly.c:752]   --->   Operation 777 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%zext_ln752_35 = zext i1 %tmp_73" [dilithium2/poly.c:752]   --->   Operation 778 'zext' 'zext_ln752_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 779 [1/2] (2.77ns)   --->   "%sk_load_61 = load i12 %sk_addr_61" [dilithium2/poly.c:753]   --->   Operation 779 'load' 'sk_load_61' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%shl_ln753_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_61, i1 0" [dilithium2/poly.c:753]   --->   Operation 780 'bitconcatenate' 'shl_ln753_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 781 [1/2] (2.77ns)   --->   "%sk_load_62 = load i12 %sk_addr_62" [dilithium2/poly.c:754]   --->   Operation 781 'load' 'sk_load_62' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%trunc_ln755_3 = trunc i8 %sk_load_62" [dilithium2/poly.c:755]   --->   Operation 782 'trunc' 'trunc_ln755_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%tmp_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_35" [dilithium2/poly.c:755]   --->   Operation 783 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%or_ln755_33 = or i9 %tmp_74, i9 %shl_ln753_3" [dilithium2/poly.c:755]   --->   Operation 784 'or' 'or_ln755_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%or_ln755_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_3, i9 %or_ln755_33" [dilithium2/poly.c:755]   --->   Operation 785 'bitconcatenate' 'or_ln755_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_3)   --->   "%zext_ln757_3 = zext i13 %or_ln755_3" [dilithium2/poly.c:757]   --->   Operation 786 'zext' 'zext_ln757_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 787 [1/1] (1.77ns)   --->   "%add_ln758_3 = add i12 %a_read, i12 46" [dilithium2/poly.c:758]   --->   Operation 787 'add' 'add_ln758_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln758_3 = zext i12 %add_ln758_3" [dilithium2/poly.c:758]   --->   Operation 788 'zext' 'zext_ln758_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 789 [1/1] (0.00ns)   --->   "%sk_addr_63 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_3" [dilithium2/poly.c:758]   --->   Operation 789 'getelementptr' 'sk_addr_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 790 [2/2] (2.77ns)   --->   "%sk_load_63 = load i12 %sk_addr_63" [dilithium2/poly.c:758]   --->   Operation 790 'load' 'sk_load_63' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 791 [1/1] (1.77ns)   --->   "%add_ln759_3 = add i12 %a_read, i12 47" [dilithium2/poly.c:759]   --->   Operation 791 'add' 'add_ln759_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln759_3 = zext i12 %add_ln759_3" [dilithium2/poly.c:759]   --->   Operation 792 'zext' 'zext_ln759_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 793 [1/1] (0.00ns)   --->   "%sk_addr_64 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_3" [dilithium2/poly.c:759]   --->   Operation 793 'getelementptr' 'sk_addr_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 794 [2/2] (2.77ns)   --->   "%sk_load_64 = load i12 %sk_addr_64" [dilithium2/poly.c:759]   --->   Operation 794 'load' 'sk_load_64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 795 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_3 = sub i14 4096, i14 %zext_ln757_3" [dilithium2/poly.c:778]   --->   Operation 795 'sub' 'sub_ln778_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln778_3 = sext i14 %sub_ln778_3" [dilithium2/poly.c:778]   --->   Operation 796 'sext' 'sext_ln778_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 797 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_3, i10 %r_addr_27" [dilithium2/poly.c:778]   --->   Operation 797 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 7.35>
ST_25 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln757_3 = or i10 %tmp_s, i10 28" [dilithium2/poly.c:757]   --->   Operation 798 'or' 'or_ln757_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln757_67 = zext i10 %or_ln757_3" [dilithium2/poly.c:757]   --->   Operation 799 'zext' 'zext_ln757_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 800 [1/1] (0.00ns)   --->   "%r_addr_28 = getelementptr i32 %r, i64 0, i64 %zext_ln757_67" [dilithium2/poly.c:757]   --->   Operation 800 'getelementptr' 'r_addr_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%lshr_ln757_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_62, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 801 'partselect' 'lshr_ln757_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%zext_ln757_35 = zext i4 %lshr_ln757_3" [dilithium2/poly.c:757]   --->   Operation 802 'zext' 'zext_ln757_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 803 [1/2] (2.77ns)   --->   "%sk_load_63 = load i12 %sk_addr_63" [dilithium2/poly.c:758]   --->   Operation 803 'load' 'sk_load_63' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%trunc_ln758_3 = trunc i8 %sk_load_63" [dilithium2/poly.c:758]   --->   Operation 804 'trunc' 'trunc_ln758_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 805 [1/2] (2.77ns)   --->   "%sk_load_64 = load i12 %sk_addr_64" [dilithium2/poly.c:759]   --->   Operation 805 'load' 'sk_load_64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%trunc_ln760_3 = trunc i8 %sk_load_64" [dilithium2/poly.c:760]   --->   Operation 806 'trunc' 'trunc_ln760_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%tmp_75 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_35" [dilithium2/poly.c:760]   --->   Operation 807 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%tmp_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_3, i4 0" [dilithium2/poly.c:760]   --->   Operation 808 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%or_ln760_33 = or i9 %tmp_76, i9 %tmp_75" [dilithium2/poly.c:760]   --->   Operation 809 'or' 'or_ln760_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%tmp_77 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_63, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 810 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%or_ln760_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_3, i3 %tmp_77, i9 %or_ln760_33" [dilithium2/poly.c:760]   --->   Operation 811 'bitconcatenate' 'or_ln760_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_3)   --->   "%zext_ln762_3 = zext i13 %or_ln760_3" [dilithium2/poly.c:762]   --->   Operation 812 'zext' 'zext_ln762_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 813 [1/1] (0.00ns)   --->   "%lshr_ln762_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_64, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 813 'partselect' 'lshr_ln762_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 814 [1/1] (1.77ns)   --->   "%add_ln763_3 = add i12 %a_read, i12 48" [dilithium2/poly.c:763]   --->   Operation 814 'add' 'add_ln763_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln763_3 = zext i12 %add_ln763_3" [dilithium2/poly.c:763]   --->   Operation 815 'zext' 'zext_ln763_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 816 [1/1] (0.00ns)   --->   "%sk_addr_65 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_3" [dilithium2/poly.c:763]   --->   Operation 816 'getelementptr' 'sk_addr_65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 817 [2/2] (2.77ns)   --->   "%sk_load_65 = load i12 %sk_addr_65" [dilithium2/poly.c:763]   --->   Operation 817 'load' 'sk_load_65' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 818 [1/1] (1.77ns)   --->   "%add_ln767_3 = add i12 %a_read, i12 49" [dilithium2/poly.c:767]   --->   Operation 818 'add' 'add_ln767_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln767_3 = zext i12 %add_ln767_3" [dilithium2/poly.c:767]   --->   Operation 819 'zext' 'zext_ln767_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 820 [1/1] (0.00ns)   --->   "%sk_addr_66 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_3" [dilithium2/poly.c:767]   --->   Operation 820 'getelementptr' 'sk_addr_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 821 [2/2] (2.77ns)   --->   "%sk_load_66 = load i12 %sk_addr_66" [dilithium2/poly.c:767]   --->   Operation 821 'load' 'sk_load_66' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 822 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_3 = sub i14 4096, i14 %zext_ln762_3" [dilithium2/poly.c:779]   --->   Operation 822 'sub' 'sub_ln779_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln779_3 = sext i14 %sub_ln779_3" [dilithium2/poly.c:779]   --->   Operation 823 'sext' 'sext_ln779_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 824 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_3, i10 %r_addr_28" [dilithium2/poly.c:779]   --->   Operation 824 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 7.35>
ST_26 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln762_3 = or i10 %tmp_s, i10 29" [dilithium2/poly.c:762]   --->   Operation 825 'or' 'or_ln762_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln762_35 = zext i10 %or_ln762_3" [dilithium2/poly.c:762]   --->   Operation 826 'zext' 'zext_ln762_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 827 [1/1] (0.00ns)   --->   "%r_addr_29 = getelementptr i32 %r, i64 0, i64 %zext_ln762_35" [dilithium2/poly.c:762]   --->   Operation 827 'getelementptr' 'r_addr_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 828 [1/2] (2.77ns)   --->   "%sk_load_65 = load i12 %sk_addr_65" [dilithium2/poly.c:763]   --->   Operation 828 'load' 'sk_load_65' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln764_3 = trunc i8 %sk_load_65" [dilithium2/poly.c:764]   --->   Operation 829 'trunc' 'trunc_ln764_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln764_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_3, i7 %lshr_ln762_3" [dilithium2/poly.c:764]   --->   Operation 830 'bitconcatenate' 'or_ln764_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln766_3 = zext i13 %or_ln764_3" [dilithium2/poly.c:766]   --->   Operation 831 'zext' 'zext_ln766_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 832 [1/2] (2.77ns)   --->   "%sk_load_66 = load i12 %sk_addr_66" [dilithium2/poly.c:767]   --->   Operation 832 'load' 'sk_load_66' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 833 [1/1] (1.77ns)   --->   "%add_ln768_3 = add i12 %a_read, i12 50" [dilithium2/poly.c:768]   --->   Operation 833 'add' 'add_ln768_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln768_3 = zext i12 %add_ln768_3" [dilithium2/poly.c:768]   --->   Operation 834 'zext' 'zext_ln768_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 835 [1/1] (0.00ns)   --->   "%sk_addr_67 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_3" [dilithium2/poly.c:768]   --->   Operation 835 'getelementptr' 'sk_addr_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 836 [2/2] (2.77ns)   --->   "%sk_load_67 = load i12 %sk_addr_67" [dilithium2/poly.c:768]   --->   Operation 836 'load' 'sk_load_67' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 837 [1/1] (1.77ns)   --->   "%add_ln772_3 = add i12 %a_read, i12 51" [dilithium2/poly.c:772]   --->   Operation 837 'add' 'add_ln772_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln772_3 = zext i12 %add_ln772_3" [dilithium2/poly.c:772]   --->   Operation 838 'zext' 'zext_ln772_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 839 [1/1] (0.00ns)   --->   "%sk_addr_68 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_3" [dilithium2/poly.c:772]   --->   Operation 839 'getelementptr' 'sk_addr_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 840 [2/2] (2.77ns)   --->   "%sk_load_68 = load i12 %sk_addr_68" [dilithium2/poly.c:772]   --->   Operation 840 'load' 'sk_load_68' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 841 [1/1] (1.80ns)   --->   "%sub_ln780_3 = sub i14 4096, i14 %zext_ln766_3" [dilithium2/poly.c:780]   --->   Operation 841 'sub' 'sub_ln780_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln780_3 = sext i14 %sub_ln780_3" [dilithium2/poly.c:780]   --->   Operation 842 'sext' 'sext_ln780_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 843 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_3, i10 %r_addr_29" [dilithium2/poly.c:780]   --->   Operation 843 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 7.35>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln766_3 = or i10 %tmp_s, i10 30" [dilithium2/poly.c:766]   --->   Operation 844 'or' 'or_ln766_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln766_67 = zext i10 %or_ln766_3" [dilithium2/poly.c:766]   --->   Operation 845 'zext' 'zext_ln766_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 846 [1/1] (0.00ns)   --->   "%r_addr_30 = getelementptr i32 %r, i64 0, i64 %zext_ln766_67" [dilithium2/poly.c:766]   --->   Operation 846 'getelementptr' 'r_addr_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 847 [1/1] (0.00ns)   --->   "%or_ln771_3 = or i10 %tmp_s, i10 31" [dilithium2/poly.c:771]   --->   Operation 847 'or' 'or_ln771_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln771_35 = zext i10 %or_ln771_3" [dilithium2/poly.c:771]   --->   Operation 848 'zext' 'zext_ln771_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 849 [1/1] (0.00ns)   --->   "%r_addr_31 = getelementptr i32 %r, i64 0, i64 %zext_ln771_35" [dilithium2/poly.c:771]   --->   Operation 849 'getelementptr' 'r_addr_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%lshr_ln766_3 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_65, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 850 'partselect' 'lshr_ln766_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%zext_ln766_35 = zext i2 %lshr_ln766_3" [dilithium2/poly.c:766]   --->   Operation 851 'zext' 'zext_ln766_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%trunc_ln767_3 = trunc i8 %sk_load_66" [dilithium2/poly.c:767]   --->   Operation 852 'trunc' 'trunc_ln767_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 853 [1/2] (2.77ns)   --->   "%sk_load_67 = load i12 %sk_addr_67" [dilithium2/poly.c:768]   --->   Operation 853 'load' 'sk_load_67' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%trunc_ln769_3 = trunc i8 %sk_load_67" [dilithium2/poly.c:769]   --->   Operation 854 'trunc' 'trunc_ln769_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%tmp_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_35" [dilithium2/poly.c:769]   --->   Operation 855 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%tmp_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_3, i2 0" [dilithium2/poly.c:769]   --->   Operation 856 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%or_ln769_33 = or i9 %tmp_79, i9 %tmp_78" [dilithium2/poly.c:769]   --->   Operation 857 'or' 'or_ln769_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_66, i32 7" [dilithium2/poly.c:769]   --->   Operation 858 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%or_ln769_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_3, i1 %tmp_80, i9 %or_ln769_33" [dilithium2/poly.c:769]   --->   Operation 859 'bitconcatenate' 'or_ln769_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_3)   --->   "%zext_ln771_3 = zext i13 %or_ln769_3" [dilithium2/poly.c:771]   --->   Operation 860 'zext' 'zext_ln771_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 861 [1/1] (0.00ns)   --->   "%lshr_ln771_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_67, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 861 'partselect' 'lshr_ln771_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 862 [1/2] (2.77ns)   --->   "%sk_load_68 = load i12 %sk_addr_68" [dilithium2/poly.c:772]   --->   Operation 862 'load' 'sk_load_68' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 863 [1/1] (0.00ns)   --->   "%or_ln772_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_68, i5 %lshr_ln771_3" [dilithium2/poly.c:772]   --->   Operation 863 'bitconcatenate' 'or_ln772_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln775_3 = zext i13 %or_ln772_3" [dilithium2/poly.c:775]   --->   Operation 864 'zext' 'zext_ln775_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 865 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_3 = sub i14 4096, i14 %zext_ln771_3" [dilithium2/poly.c:781]   --->   Operation 865 'sub' 'sub_ln781_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln781_3 = sext i14 %sub_ln781_3" [dilithium2/poly.c:781]   --->   Operation 866 'sext' 'sext_ln781_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 867 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_3, i10 %r_addr_30" [dilithium2/poly.c:781]   --->   Operation 867 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 868 [1/1] (1.80ns)   --->   "%sub_ln782_3 = sub i14 4096, i14 %zext_ln775_3" [dilithium2/poly.c:782]   --->   Operation 868 'sub' 'sub_ln782_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln782_3 = sext i14 %sub_ln782_3" [dilithium2/poly.c:782]   --->   Operation 869 'sext' 'sext_ln782_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 870 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_3, i10 %r_addr_31" [dilithium2/poly.c:782]   --->   Operation 870 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 871 [1/1] (1.77ns)   --->   "%add_ln739_3 = add i12 %a_read, i12 52" [dilithium2/poly.c:739]   --->   Operation 871 'add' 'add_ln739_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln739_3 = zext i12 %add_ln739_3" [dilithium2/poly.c:739]   --->   Operation 872 'zext' 'zext_ln739_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "%sk_addr_69 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_3" [dilithium2/poly.c:739]   --->   Operation 873 'getelementptr' 'sk_addr_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 874 [2/2] (2.77ns)   --->   "%sk_load_69 = load i12 %sk_addr_69" [dilithium2/poly.c:739]   --->   Operation 874 'load' 'sk_load_69' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 875 [1/1] (1.77ns)   --->   "%add_ln740_4 = add i12 %a_read, i12 53" [dilithium2/poly.c:740]   --->   Operation 875 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln740_4 = zext i12 %add_ln740_4" [dilithium2/poly.c:740]   --->   Operation 876 'zext' 'zext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 877 [1/1] (0.00ns)   --->   "%sk_addr_70 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_4" [dilithium2/poly.c:740]   --->   Operation 877 'getelementptr' 'sk_addr_70' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 878 [2/2] (2.77ns)   --->   "%sk_load_70 = load i12 %sk_addr_70" [dilithium2/poly.c:740]   --->   Operation 878 'load' 'sk_load_70' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 28 <SV = 27> <Delay = 7.35>
ST_28 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln739_3 = or i10 %tmp_s, i10 32" [dilithium2/poly.c:739]   --->   Operation 879 'or' 'or_ln739_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln739_35 = zext i10 %or_ln739_3" [dilithium2/poly.c:739]   --->   Operation 880 'zext' 'zext_ln739_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 881 [1/1] (0.00ns)   --->   "%r_addr_32 = getelementptr i32 %r, i64 0, i64 %zext_ln739_35" [dilithium2/poly.c:739]   --->   Operation 881 'getelementptr' 'r_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 882 [1/2] (2.77ns)   --->   "%sk_load_69 = load i12 %sk_addr_69" [dilithium2/poly.c:739]   --->   Operation 882 'load' 'sk_load_69' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 883 [1/2] (2.77ns)   --->   "%sk_load_70 = load i12 %sk_addr_70" [dilithium2/poly.c:740]   --->   Operation 883 'load' 'sk_load_70' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln741_4 = trunc i8 %sk_load_70" [dilithium2/poly.c:741]   --->   Operation 884 'trunc' 'trunc_ln741_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_4, i8 %sk_load_69" [dilithium2/poly.c:741]   --->   Operation 885 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln743_4 = zext i13 %tmp_9" [dilithium2/poly.c:743]   --->   Operation 886 'zext' 'zext_ln743_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (1.77ns)   --->   "%add_ln744_4 = add i12 %a_read, i12 54" [dilithium2/poly.c:744]   --->   Operation 887 'add' 'add_ln744_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln744_4 = zext i12 %add_ln744_4" [dilithium2/poly.c:744]   --->   Operation 888 'zext' 'zext_ln744_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%sk_addr_71 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_4" [dilithium2/poly.c:744]   --->   Operation 889 'getelementptr' 'sk_addr_71' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 890 [2/2] (2.77ns)   --->   "%sk_load_71 = load i12 %sk_addr_71" [dilithium2/poly.c:744]   --->   Operation 890 'load' 'sk_load_71' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 891 [1/1] (1.77ns)   --->   "%add_ln745_4 = add i12 %a_read, i12 55" [dilithium2/poly.c:745]   --->   Operation 891 'add' 'add_ln745_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln745_4 = zext i12 %add_ln745_4" [dilithium2/poly.c:745]   --->   Operation 892 'zext' 'zext_ln745_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%sk_addr_72 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_4" [dilithium2/poly.c:745]   --->   Operation 893 'getelementptr' 'sk_addr_72' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 894 [2/2] (2.77ns)   --->   "%sk_load_72 = load i12 %sk_addr_72" [dilithium2/poly.c:745]   --->   Operation 894 'load' 'sk_load_72' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 895 [1/1] (1.80ns)   --->   "%sub_ln775_4 = sub i14 4096, i14 %zext_ln743_4" [dilithium2/poly.c:775]   --->   Operation 895 'sub' 'sub_ln775_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln775_4 = sext i14 %sub_ln775_4" [dilithium2/poly.c:775]   --->   Operation 896 'sext' 'sext_ln775_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_4, i10 %r_addr_32" [dilithium2/poly.c:775]   --->   Operation 897 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 7.35>
ST_29 : Operation 898 [1/1] (0.00ns)   --->   "%or_ln743_4 = or i10 %tmp_s, i10 33" [dilithium2/poly.c:743]   --->   Operation 898 'or' 'or_ln743_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln743_68 = zext i10 %or_ln743_4" [dilithium2/poly.c:743]   --->   Operation 899 'zext' 'zext_ln743_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 900 [1/1] (0.00ns)   --->   "%r_addr_33 = getelementptr i32 %r, i64 0, i64 %zext_ln743_68" [dilithium2/poly.c:743]   --->   Operation 900 'getelementptr' 'r_addr_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%lshr_ln743_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_70, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 901 'partselect' 'lshr_ln743_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%zext_ln743_36 = zext i3 %lshr_ln743_4" [dilithium2/poly.c:743]   --->   Operation 902 'zext' 'zext_ln743_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 903 [1/2] (2.77ns)   --->   "%sk_load_71 = load i12 %sk_addr_71" [dilithium2/poly.c:744]   --->   Operation 903 'load' 'sk_load_71' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%trunc_ln744_4 = trunc i8 %sk_load_71" [dilithium2/poly.c:744]   --->   Operation 904 'trunc' 'trunc_ln744_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 905 [1/2] (2.77ns)   --->   "%sk_load_72 = load i12 %sk_addr_72" [dilithium2/poly.c:745]   --->   Operation 905 'load' 'sk_load_72' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%trunc_ln746_4 = trunc i8 %sk_load_72" [dilithium2/poly.c:746]   --->   Operation 906 'trunc' 'trunc_ln746_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%tmp_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_36" [dilithium2/poly.c:746]   --->   Operation 907 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%tmp_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_4, i3 0" [dilithium2/poly.c:746]   --->   Operation 908 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%or_ln746_34 = or i9 %tmp_82, i9 %tmp_81" [dilithium2/poly.c:746]   --->   Operation 909 'or' 'or_ln746_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_71, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 910 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%or_ln746_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_4, i2 %tmp_83, i9 %or_ln746_34" [dilithium2/poly.c:746]   --->   Operation 911 'bitconcatenate' 'or_ln746_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_4)   --->   "%zext_ln748_4 = zext i13 %or_ln746_4" [dilithium2/poly.c:748]   --->   Operation 912 'zext' 'zext_ln748_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%lshr_ln748_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_72, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 913 'partselect' 'lshr_ln748_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 914 [1/1] (1.77ns)   --->   "%add_ln749_4 = add i12 %a_read, i12 56" [dilithium2/poly.c:749]   --->   Operation 914 'add' 'add_ln749_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln749_4 = zext i12 %add_ln749_4" [dilithium2/poly.c:749]   --->   Operation 915 'zext' 'zext_ln749_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 916 [1/1] (0.00ns)   --->   "%sk_addr_73 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_4" [dilithium2/poly.c:749]   --->   Operation 916 'getelementptr' 'sk_addr_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 917 [2/2] (2.77ns)   --->   "%sk_load_73 = load i12 %sk_addr_73" [dilithium2/poly.c:749]   --->   Operation 917 'load' 'sk_load_73' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 918 [1/1] (1.77ns)   --->   "%add_ln753_4 = add i12 %a_read, i12 57" [dilithium2/poly.c:753]   --->   Operation 918 'add' 'add_ln753_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln753_4 = zext i12 %add_ln753_4" [dilithium2/poly.c:753]   --->   Operation 919 'zext' 'zext_ln753_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 920 [1/1] (0.00ns)   --->   "%sk_addr_74 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_4" [dilithium2/poly.c:753]   --->   Operation 920 'getelementptr' 'sk_addr_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 921 [2/2] (2.77ns)   --->   "%sk_load_74 = load i12 %sk_addr_74" [dilithium2/poly.c:753]   --->   Operation 921 'load' 'sk_load_74' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 922 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_4 = sub i14 4096, i14 %zext_ln748_4" [dilithium2/poly.c:776]   --->   Operation 922 'sub' 'sub_ln776_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln776_4 = sext i14 %sub_ln776_4" [dilithium2/poly.c:776]   --->   Operation 923 'sext' 'sext_ln776_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 924 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_4, i10 %r_addr_33" [dilithium2/poly.c:776]   --->   Operation 924 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 7.35>
ST_30 : Operation 925 [1/1] (0.00ns)   --->   "%or_ln748_4 = or i10 %tmp_s, i10 34" [dilithium2/poly.c:748]   --->   Operation 925 'or' 'or_ln748_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln748_36 = zext i10 %or_ln748_4" [dilithium2/poly.c:748]   --->   Operation 926 'zext' 'zext_ln748_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 927 [1/1] (0.00ns)   --->   "%r_addr_34 = getelementptr i32 %r, i64 0, i64 %zext_ln748_36" [dilithium2/poly.c:748]   --->   Operation 927 'getelementptr' 'r_addr_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 928 [1/2] (2.77ns)   --->   "%sk_load_73 = load i12 %sk_addr_73" [dilithium2/poly.c:749]   --->   Operation 928 'load' 'sk_load_73' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln750_4 = trunc i8 %sk_load_73" [dilithium2/poly.c:750]   --->   Operation 929 'trunc' 'trunc_ln750_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 930 [1/1] (0.00ns)   --->   "%or_ln750_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_4, i6 %lshr_ln748_4" [dilithium2/poly.c:750]   --->   Operation 930 'bitconcatenate' 'or_ln750_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln752_4 = zext i13 %or_ln750_4" [dilithium2/poly.c:752]   --->   Operation 931 'zext' 'zext_ln752_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 932 [1/2] (2.77ns)   --->   "%sk_load_74 = load i12 %sk_addr_74" [dilithium2/poly.c:753]   --->   Operation 932 'load' 'sk_load_74' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 933 [1/1] (1.77ns)   --->   "%add_ln754_4 = add i12 %a_read, i12 58" [dilithium2/poly.c:754]   --->   Operation 933 'add' 'add_ln754_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln754_4 = zext i12 %add_ln754_4" [dilithium2/poly.c:754]   --->   Operation 934 'zext' 'zext_ln754_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 935 [1/1] (0.00ns)   --->   "%sk_addr_75 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_4" [dilithium2/poly.c:754]   --->   Operation 935 'getelementptr' 'sk_addr_75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 936 [2/2] (2.77ns)   --->   "%sk_load_75 = load i12 %sk_addr_75" [dilithium2/poly.c:754]   --->   Operation 936 'load' 'sk_load_75' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 937 [1/1] (1.77ns)   --->   "%add_ln758_4 = add i12 %a_read, i12 59" [dilithium2/poly.c:758]   --->   Operation 937 'add' 'add_ln758_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln758_4 = zext i12 %add_ln758_4" [dilithium2/poly.c:758]   --->   Operation 938 'zext' 'zext_ln758_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (0.00ns)   --->   "%sk_addr_76 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_4" [dilithium2/poly.c:758]   --->   Operation 939 'getelementptr' 'sk_addr_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 940 [2/2] (2.77ns)   --->   "%sk_load_76 = load i12 %sk_addr_76" [dilithium2/poly.c:758]   --->   Operation 940 'load' 'sk_load_76' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 941 [1/1] (1.80ns)   --->   "%sub_ln777_4 = sub i14 4096, i14 %zext_ln752_4" [dilithium2/poly.c:777]   --->   Operation 941 'sub' 'sub_ln777_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln777_4 = sext i14 %sub_ln777_4" [dilithium2/poly.c:777]   --->   Operation 942 'sext' 'sext_ln777_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 943 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_4, i10 %r_addr_34" [dilithium2/poly.c:777]   --->   Operation 943 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 7.35>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%or_ln752_4 = or i10 %tmp_s, i10 35" [dilithium2/poly.c:752]   --->   Operation 944 'or' 'or_ln752_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln752_68 = zext i10 %or_ln752_4" [dilithium2/poly.c:752]   --->   Operation 945 'zext' 'zext_ln752_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 946 [1/1] (0.00ns)   --->   "%r_addr_35 = getelementptr i32 %r, i64 0, i64 %zext_ln752_68" [dilithium2/poly.c:752]   --->   Operation 946 'getelementptr' 'r_addr_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_73, i32 7" [dilithium2/poly.c:752]   --->   Operation 947 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%zext_ln752_36 = zext i1 %tmp_84" [dilithium2/poly.c:752]   --->   Operation 948 'zext' 'zext_ln752_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%shl_ln753_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_74, i1 0" [dilithium2/poly.c:753]   --->   Operation 949 'bitconcatenate' 'shl_ln753_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 950 [1/2] (2.77ns)   --->   "%sk_load_75 = load i12 %sk_addr_75" [dilithium2/poly.c:754]   --->   Operation 950 'load' 'sk_load_75' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%trunc_ln755_4 = trunc i8 %sk_load_75" [dilithium2/poly.c:755]   --->   Operation 951 'trunc' 'trunc_ln755_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%tmp_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_36" [dilithium2/poly.c:755]   --->   Operation 952 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%or_ln755_34 = or i9 %tmp_85, i9 %shl_ln753_4" [dilithium2/poly.c:755]   --->   Operation 953 'or' 'or_ln755_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%or_ln755_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_4, i9 %or_ln755_34" [dilithium2/poly.c:755]   --->   Operation 954 'bitconcatenate' 'or_ln755_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_4)   --->   "%zext_ln757_4 = zext i13 %or_ln755_4" [dilithium2/poly.c:757]   --->   Operation 955 'zext' 'zext_ln757_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 956 [1/2] (2.77ns)   --->   "%sk_load_76 = load i12 %sk_addr_76" [dilithium2/poly.c:758]   --->   Operation 956 'load' 'sk_load_76' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 957 [1/1] (1.77ns)   --->   "%add_ln759_4 = add i12 %a_read, i12 60" [dilithium2/poly.c:759]   --->   Operation 957 'add' 'add_ln759_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln759_4 = zext i12 %add_ln759_4" [dilithium2/poly.c:759]   --->   Operation 958 'zext' 'zext_ln759_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 959 [1/1] (0.00ns)   --->   "%sk_addr_77 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_4" [dilithium2/poly.c:759]   --->   Operation 959 'getelementptr' 'sk_addr_77' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 960 [2/2] (2.77ns)   --->   "%sk_load_77 = load i12 %sk_addr_77" [dilithium2/poly.c:759]   --->   Operation 960 'load' 'sk_load_77' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 961 [1/1] (1.77ns)   --->   "%add_ln763_4 = add i12 %a_read, i12 61" [dilithium2/poly.c:763]   --->   Operation 961 'add' 'add_ln763_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln763_4 = zext i12 %add_ln763_4" [dilithium2/poly.c:763]   --->   Operation 962 'zext' 'zext_ln763_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 963 [1/1] (0.00ns)   --->   "%sk_addr_78 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_4" [dilithium2/poly.c:763]   --->   Operation 963 'getelementptr' 'sk_addr_78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 964 [2/2] (2.77ns)   --->   "%sk_load_78 = load i12 %sk_addr_78" [dilithium2/poly.c:763]   --->   Operation 964 'load' 'sk_load_78' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 965 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_4 = sub i14 4096, i14 %zext_ln757_4" [dilithium2/poly.c:778]   --->   Operation 965 'sub' 'sub_ln778_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln778_4 = sext i14 %sub_ln778_4" [dilithium2/poly.c:778]   --->   Operation 966 'sext' 'sext_ln778_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 967 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_4, i10 %r_addr_35" [dilithium2/poly.c:778]   --->   Operation 967 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 7.35>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%or_ln757_4 = or i10 %tmp_s, i10 36" [dilithium2/poly.c:757]   --->   Operation 968 'or' 'or_ln757_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln757_68 = zext i10 %or_ln757_4" [dilithium2/poly.c:757]   --->   Operation 969 'zext' 'zext_ln757_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 970 [1/1] (0.00ns)   --->   "%r_addr_36 = getelementptr i32 %r, i64 0, i64 %zext_ln757_68" [dilithium2/poly.c:757]   --->   Operation 970 'getelementptr' 'r_addr_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 971 [1/1] (0.00ns)   --->   "%or_ln762_4 = or i10 %tmp_s, i10 37" [dilithium2/poly.c:762]   --->   Operation 971 'or' 'or_ln762_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln762_36 = zext i10 %or_ln762_4" [dilithium2/poly.c:762]   --->   Operation 972 'zext' 'zext_ln762_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 973 [1/1] (0.00ns)   --->   "%r_addr_37 = getelementptr i32 %r, i64 0, i64 %zext_ln762_36" [dilithium2/poly.c:762]   --->   Operation 973 'getelementptr' 'r_addr_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%lshr_ln757_4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_75, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 974 'partselect' 'lshr_ln757_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%zext_ln757_36 = zext i4 %lshr_ln757_4" [dilithium2/poly.c:757]   --->   Operation 975 'zext' 'zext_ln757_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%trunc_ln758_4 = trunc i8 %sk_load_76" [dilithium2/poly.c:758]   --->   Operation 976 'trunc' 'trunc_ln758_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 977 [1/2] (2.77ns)   --->   "%sk_load_77 = load i12 %sk_addr_77" [dilithium2/poly.c:759]   --->   Operation 977 'load' 'sk_load_77' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%trunc_ln760_4 = trunc i8 %sk_load_77" [dilithium2/poly.c:760]   --->   Operation 978 'trunc' 'trunc_ln760_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%tmp_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_36" [dilithium2/poly.c:760]   --->   Operation 979 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%tmp_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_4, i4 0" [dilithium2/poly.c:760]   --->   Operation 980 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%or_ln760_34 = or i9 %tmp_87, i9 %tmp_86" [dilithium2/poly.c:760]   --->   Operation 981 'or' 'or_ln760_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%tmp_88 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_76, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 982 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%or_ln760_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_4, i3 %tmp_88, i9 %or_ln760_34" [dilithium2/poly.c:760]   --->   Operation 983 'bitconcatenate' 'or_ln760_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_4)   --->   "%zext_ln762_4 = zext i13 %or_ln760_4" [dilithium2/poly.c:762]   --->   Operation 984 'zext' 'zext_ln762_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%lshr_ln762_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_77, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 985 'partselect' 'lshr_ln762_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 986 [1/2] (2.77ns)   --->   "%sk_load_78 = load i12 %sk_addr_78" [dilithium2/poly.c:763]   --->   Operation 986 'load' 'sk_load_78' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln764_4 = trunc i8 %sk_load_78" [dilithium2/poly.c:764]   --->   Operation 987 'trunc' 'trunc_ln764_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 988 [1/1] (0.00ns)   --->   "%or_ln764_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_4, i7 %lshr_ln762_4" [dilithium2/poly.c:764]   --->   Operation 988 'bitconcatenate' 'or_ln764_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln766_4 = zext i13 %or_ln764_4" [dilithium2/poly.c:766]   --->   Operation 989 'zext' 'zext_ln766_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 990 [1/1] (1.77ns)   --->   "%add_ln767_4 = add i12 %a_read, i12 62" [dilithium2/poly.c:767]   --->   Operation 990 'add' 'add_ln767_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln767_4 = zext i12 %add_ln767_4" [dilithium2/poly.c:767]   --->   Operation 991 'zext' 'zext_ln767_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 992 [1/1] (0.00ns)   --->   "%sk_addr_79 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_4" [dilithium2/poly.c:767]   --->   Operation 992 'getelementptr' 'sk_addr_79' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 993 [2/2] (2.77ns)   --->   "%sk_load_79 = load i12 %sk_addr_79" [dilithium2/poly.c:767]   --->   Operation 993 'load' 'sk_load_79' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 994 [1/1] (1.77ns)   --->   "%add_ln768_4 = add i12 %a_read, i12 63" [dilithium2/poly.c:768]   --->   Operation 994 'add' 'add_ln768_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln768_4 = zext i12 %add_ln768_4" [dilithium2/poly.c:768]   --->   Operation 995 'zext' 'zext_ln768_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 996 [1/1] (0.00ns)   --->   "%sk_addr_80 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_4" [dilithium2/poly.c:768]   --->   Operation 996 'getelementptr' 'sk_addr_80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 997 [2/2] (2.77ns)   --->   "%sk_load_80 = load i12 %sk_addr_80" [dilithium2/poly.c:768]   --->   Operation 997 'load' 'sk_load_80' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 998 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_4 = sub i14 4096, i14 %zext_ln762_4" [dilithium2/poly.c:779]   --->   Operation 998 'sub' 'sub_ln779_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln779_4 = sext i14 %sub_ln779_4" [dilithium2/poly.c:779]   --->   Operation 999 'sext' 'sext_ln779_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1000 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_4, i10 %r_addr_36" [dilithium2/poly.c:779]   --->   Operation 1000 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1001 [1/1] (1.80ns)   --->   "%sub_ln780_4 = sub i14 4096, i14 %zext_ln766_4" [dilithium2/poly.c:780]   --->   Operation 1001 'sub' 'sub_ln780_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln780_4 = sext i14 %sub_ln780_4" [dilithium2/poly.c:780]   --->   Operation 1002 'sext' 'sext_ln780_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1003 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_4, i10 %r_addr_37" [dilithium2/poly.c:780]   --->   Operation 1003 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 7.35>
ST_33 : Operation 1004 [1/1] (0.00ns)   --->   "%or_ln766_4 = or i10 %tmp_s, i10 38" [dilithium2/poly.c:766]   --->   Operation 1004 'or' 'or_ln766_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln766_68 = zext i10 %or_ln766_4" [dilithium2/poly.c:766]   --->   Operation 1005 'zext' 'zext_ln766_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1006 [1/1] (0.00ns)   --->   "%r_addr_38 = getelementptr i32 %r, i64 0, i64 %zext_ln766_68" [dilithium2/poly.c:766]   --->   Operation 1006 'getelementptr' 'r_addr_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%lshr_ln766_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_78, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1007 'partselect' 'lshr_ln766_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%zext_ln766_36 = zext i2 %lshr_ln766_4" [dilithium2/poly.c:766]   --->   Operation 1008 'zext' 'zext_ln766_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1009 [1/2] (2.77ns)   --->   "%sk_load_79 = load i12 %sk_addr_79" [dilithium2/poly.c:767]   --->   Operation 1009 'load' 'sk_load_79' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%trunc_ln767_4 = trunc i8 %sk_load_79" [dilithium2/poly.c:767]   --->   Operation 1010 'trunc' 'trunc_ln767_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1011 [1/2] (2.77ns)   --->   "%sk_load_80 = load i12 %sk_addr_80" [dilithium2/poly.c:768]   --->   Operation 1011 'load' 'sk_load_80' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%trunc_ln769_4 = trunc i8 %sk_load_80" [dilithium2/poly.c:769]   --->   Operation 1012 'trunc' 'trunc_ln769_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%tmp_89 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_36" [dilithium2/poly.c:769]   --->   Operation 1013 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%tmp_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_4, i2 0" [dilithium2/poly.c:769]   --->   Operation 1014 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%or_ln769_34 = or i9 %tmp_90, i9 %tmp_89" [dilithium2/poly.c:769]   --->   Operation 1015 'or' 'or_ln769_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_79, i32 7" [dilithium2/poly.c:769]   --->   Operation 1016 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%or_ln769_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_4, i1 %tmp_91, i9 %or_ln769_34" [dilithium2/poly.c:769]   --->   Operation 1017 'bitconcatenate' 'or_ln769_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_4)   --->   "%zext_ln771_4 = zext i13 %or_ln769_4" [dilithium2/poly.c:771]   --->   Operation 1018 'zext' 'zext_ln771_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1019 [1/1] (0.00ns)   --->   "%lshr_ln771_4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_80, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1019 'partselect' 'lshr_ln771_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1020 [1/1] (1.77ns)   --->   "%add_ln772_4 = add i12 %a_read, i12 64" [dilithium2/poly.c:772]   --->   Operation 1020 'add' 'add_ln772_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln772_4 = zext i12 %add_ln772_4" [dilithium2/poly.c:772]   --->   Operation 1021 'zext' 'zext_ln772_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1022 [1/1] (0.00ns)   --->   "%sk_addr_81 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_4" [dilithium2/poly.c:772]   --->   Operation 1022 'getelementptr' 'sk_addr_81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1023 [2/2] (2.77ns)   --->   "%sk_load_81 = load i12 %sk_addr_81" [dilithium2/poly.c:772]   --->   Operation 1023 'load' 'sk_load_81' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1024 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_4 = sub i14 4096, i14 %zext_ln771_4" [dilithium2/poly.c:781]   --->   Operation 1024 'sub' 'sub_ln781_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln781_4 = sext i14 %sub_ln781_4" [dilithium2/poly.c:781]   --->   Operation 1025 'sext' 'sext_ln781_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1026 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_4, i10 %r_addr_38" [dilithium2/poly.c:781]   --->   Operation 1026 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1027 [1/1] (1.77ns)   --->   "%add_ln739_4 = add i12 %a_read, i12 65" [dilithium2/poly.c:739]   --->   Operation 1027 'add' 'add_ln739_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln739_4 = zext i12 %add_ln739_4" [dilithium2/poly.c:739]   --->   Operation 1028 'zext' 'zext_ln739_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1029 [1/1] (0.00ns)   --->   "%sk_addr_82 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_4" [dilithium2/poly.c:739]   --->   Operation 1029 'getelementptr' 'sk_addr_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1030 [2/2] (2.77ns)   --->   "%sk_load_82 = load i12 %sk_addr_82" [dilithium2/poly.c:739]   --->   Operation 1030 'load' 'sk_load_82' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 34 <SV = 33> <Delay = 7.35>
ST_34 : Operation 1031 [1/1] (0.00ns)   --->   "%or_ln771_4 = or i10 %tmp_s, i10 39" [dilithium2/poly.c:771]   --->   Operation 1031 'or' 'or_ln771_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln771_36 = zext i10 %or_ln771_4" [dilithium2/poly.c:771]   --->   Operation 1032 'zext' 'zext_ln771_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1033 [1/1] (0.00ns)   --->   "%r_addr_39 = getelementptr i32 %r, i64 0, i64 %zext_ln771_36" [dilithium2/poly.c:771]   --->   Operation 1033 'getelementptr' 'r_addr_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1034 [1/2] (2.77ns)   --->   "%sk_load_81 = load i12 %sk_addr_81" [dilithium2/poly.c:772]   --->   Operation 1034 'load' 'sk_load_81' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1035 [1/1] (0.00ns)   --->   "%or_ln772_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_81, i5 %lshr_ln771_4" [dilithium2/poly.c:772]   --->   Operation 1035 'bitconcatenate' 'or_ln772_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln775_4 = zext i13 %or_ln772_4" [dilithium2/poly.c:775]   --->   Operation 1036 'zext' 'zext_ln775_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1037 [1/1] (1.80ns)   --->   "%sub_ln782_4 = sub i14 4096, i14 %zext_ln775_4" [dilithium2/poly.c:782]   --->   Operation 1037 'sub' 'sub_ln782_4' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln782_4 = sext i14 %sub_ln782_4" [dilithium2/poly.c:782]   --->   Operation 1038 'sext' 'sext_ln782_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1039 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_4, i10 %r_addr_39" [dilithium2/poly.c:782]   --->   Operation 1039 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1040 [1/2] (2.77ns)   --->   "%sk_load_82 = load i12 %sk_addr_82" [dilithium2/poly.c:739]   --->   Operation 1040 'load' 'sk_load_82' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1041 [1/1] (1.77ns)   --->   "%add_ln740_5 = add i12 %a_read, i12 66" [dilithium2/poly.c:740]   --->   Operation 1041 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln740_5 = zext i12 %add_ln740_5" [dilithium2/poly.c:740]   --->   Operation 1042 'zext' 'zext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1043 [1/1] (0.00ns)   --->   "%sk_addr_83 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_5" [dilithium2/poly.c:740]   --->   Operation 1043 'getelementptr' 'sk_addr_83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1044 [2/2] (2.77ns)   --->   "%sk_load_83 = load i12 %sk_addr_83" [dilithium2/poly.c:740]   --->   Operation 1044 'load' 'sk_load_83' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1045 [1/1] (1.77ns)   --->   "%add_ln744_5 = add i12 %a_read, i12 67" [dilithium2/poly.c:744]   --->   Operation 1045 'add' 'add_ln744_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln744_5 = zext i12 %add_ln744_5" [dilithium2/poly.c:744]   --->   Operation 1046 'zext' 'zext_ln744_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1047 [1/1] (0.00ns)   --->   "%sk_addr_84 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_5" [dilithium2/poly.c:744]   --->   Operation 1047 'getelementptr' 'sk_addr_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1048 [2/2] (2.77ns)   --->   "%sk_load_84 = load i12 %sk_addr_84" [dilithium2/poly.c:744]   --->   Operation 1048 'load' 'sk_load_84' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 35 <SV = 34> <Delay = 7.35>
ST_35 : Operation 1049 [1/1] (0.00ns)   --->   "%or_ln739_4 = or i10 %tmp_s, i10 40" [dilithium2/poly.c:739]   --->   Operation 1049 'or' 'or_ln739_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln739_36 = zext i10 %or_ln739_4" [dilithium2/poly.c:739]   --->   Operation 1050 'zext' 'zext_ln739_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1051 [1/1] (0.00ns)   --->   "%r_addr_40 = getelementptr i32 %r, i64 0, i64 %zext_ln739_36" [dilithium2/poly.c:739]   --->   Operation 1051 'getelementptr' 'r_addr_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1052 [1/2] (2.77ns)   --->   "%sk_load_83 = load i12 %sk_addr_83" [dilithium2/poly.c:740]   --->   Operation 1052 'load' 'sk_load_83' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln741_5 = trunc i8 %sk_load_83" [dilithium2/poly.c:741]   --->   Operation 1053 'trunc' 'trunc_ln741_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_5, i8 %sk_load_82" [dilithium2/poly.c:741]   --->   Operation 1054 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln743_5 = zext i13 %tmp_10" [dilithium2/poly.c:743]   --->   Operation 1055 'zext' 'zext_ln743_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1056 [1/2] (2.77ns)   --->   "%sk_load_84 = load i12 %sk_addr_84" [dilithium2/poly.c:744]   --->   Operation 1056 'load' 'sk_load_84' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1057 [1/1] (1.77ns)   --->   "%add_ln745_5 = add i12 %a_read, i12 68" [dilithium2/poly.c:745]   --->   Operation 1057 'add' 'add_ln745_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln745_5 = zext i12 %add_ln745_5" [dilithium2/poly.c:745]   --->   Operation 1058 'zext' 'zext_ln745_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1059 [1/1] (0.00ns)   --->   "%sk_addr_85 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_5" [dilithium2/poly.c:745]   --->   Operation 1059 'getelementptr' 'sk_addr_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1060 [2/2] (2.77ns)   --->   "%sk_load_85 = load i12 %sk_addr_85" [dilithium2/poly.c:745]   --->   Operation 1060 'load' 'sk_load_85' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1061 [1/1] (1.77ns)   --->   "%add_ln749_5 = add i12 %a_read, i12 69" [dilithium2/poly.c:749]   --->   Operation 1061 'add' 'add_ln749_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln749_5 = zext i12 %add_ln749_5" [dilithium2/poly.c:749]   --->   Operation 1062 'zext' 'zext_ln749_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1063 [1/1] (0.00ns)   --->   "%sk_addr_86 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_5" [dilithium2/poly.c:749]   --->   Operation 1063 'getelementptr' 'sk_addr_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1064 [2/2] (2.77ns)   --->   "%sk_load_86 = load i12 %sk_addr_86" [dilithium2/poly.c:749]   --->   Operation 1064 'load' 'sk_load_86' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1065 [1/1] (1.80ns)   --->   "%sub_ln775_5 = sub i14 4096, i14 %zext_ln743_5" [dilithium2/poly.c:775]   --->   Operation 1065 'sub' 'sub_ln775_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln775_5 = sext i14 %sub_ln775_5" [dilithium2/poly.c:775]   --->   Operation 1066 'sext' 'sext_ln775_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1067 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_5, i10 %r_addr_40" [dilithium2/poly.c:775]   --->   Operation 1067 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 36 <SV = 35> <Delay = 7.35>
ST_36 : Operation 1068 [1/1] (0.00ns)   --->   "%or_ln743_5 = or i10 %tmp_s, i10 41" [dilithium2/poly.c:743]   --->   Operation 1068 'or' 'or_ln743_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln743_69 = zext i10 %or_ln743_5" [dilithium2/poly.c:743]   --->   Operation 1069 'zext' 'zext_ln743_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1070 [1/1] (0.00ns)   --->   "%r_addr_41 = getelementptr i32 %r, i64 0, i64 %zext_ln743_69" [dilithium2/poly.c:743]   --->   Operation 1070 'getelementptr' 'r_addr_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1071 [1/1] (0.00ns)   --->   "%or_ln748_5 = or i10 %tmp_s, i10 42" [dilithium2/poly.c:748]   --->   Operation 1071 'or' 'or_ln748_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln748_37 = zext i10 %or_ln748_5" [dilithium2/poly.c:748]   --->   Operation 1072 'zext' 'zext_ln748_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1073 [1/1] (0.00ns)   --->   "%r_addr_42 = getelementptr i32 %r, i64 0, i64 %zext_ln748_37" [dilithium2/poly.c:748]   --->   Operation 1073 'getelementptr' 'r_addr_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%lshr_ln743_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_83, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1074 'partselect' 'lshr_ln743_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%zext_ln743_37 = zext i3 %lshr_ln743_5" [dilithium2/poly.c:743]   --->   Operation 1075 'zext' 'zext_ln743_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%trunc_ln744_5 = trunc i8 %sk_load_84" [dilithium2/poly.c:744]   --->   Operation 1076 'trunc' 'trunc_ln744_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1077 [1/2] (2.77ns)   --->   "%sk_load_85 = load i12 %sk_addr_85" [dilithium2/poly.c:745]   --->   Operation 1077 'load' 'sk_load_85' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%trunc_ln746_5 = trunc i8 %sk_load_85" [dilithium2/poly.c:746]   --->   Operation 1078 'trunc' 'trunc_ln746_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%tmp_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_37" [dilithium2/poly.c:746]   --->   Operation 1079 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%tmp_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_5, i3 0" [dilithium2/poly.c:746]   --->   Operation 1080 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%or_ln746_35 = or i9 %tmp_93, i9 %tmp_92" [dilithium2/poly.c:746]   --->   Operation 1081 'or' 'or_ln746_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_84, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1082 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%or_ln746_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_5, i2 %tmp_94, i9 %or_ln746_35" [dilithium2/poly.c:746]   --->   Operation 1083 'bitconcatenate' 'or_ln746_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_5)   --->   "%zext_ln748_5 = zext i13 %or_ln746_5" [dilithium2/poly.c:748]   --->   Operation 1084 'zext' 'zext_ln748_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1085 [1/1] (0.00ns)   --->   "%lshr_ln748_5 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_85, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1085 'partselect' 'lshr_ln748_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1086 [1/2] (2.77ns)   --->   "%sk_load_86 = load i12 %sk_addr_86" [dilithium2/poly.c:749]   --->   Operation 1086 'load' 'sk_load_86' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln750_5 = trunc i8 %sk_load_86" [dilithium2/poly.c:750]   --->   Operation 1087 'trunc' 'trunc_ln750_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1088 [1/1] (0.00ns)   --->   "%or_ln750_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_5, i6 %lshr_ln748_5" [dilithium2/poly.c:750]   --->   Operation 1088 'bitconcatenate' 'or_ln750_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln752_5 = zext i13 %or_ln750_5" [dilithium2/poly.c:752]   --->   Operation 1089 'zext' 'zext_ln752_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1090 [1/1] (1.77ns)   --->   "%add_ln753_5 = add i12 %a_read, i12 70" [dilithium2/poly.c:753]   --->   Operation 1090 'add' 'add_ln753_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln753_5 = zext i12 %add_ln753_5" [dilithium2/poly.c:753]   --->   Operation 1091 'zext' 'zext_ln753_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1092 [1/1] (0.00ns)   --->   "%sk_addr_87 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_5" [dilithium2/poly.c:753]   --->   Operation 1092 'getelementptr' 'sk_addr_87' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1093 [2/2] (2.77ns)   --->   "%sk_load_87 = load i12 %sk_addr_87" [dilithium2/poly.c:753]   --->   Operation 1093 'load' 'sk_load_87' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1094 [1/1] (1.77ns)   --->   "%add_ln754_5 = add i12 %a_read, i12 71" [dilithium2/poly.c:754]   --->   Operation 1094 'add' 'add_ln754_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln754_5 = zext i12 %add_ln754_5" [dilithium2/poly.c:754]   --->   Operation 1095 'zext' 'zext_ln754_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1096 [1/1] (0.00ns)   --->   "%sk_addr_88 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_5" [dilithium2/poly.c:754]   --->   Operation 1096 'getelementptr' 'sk_addr_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1097 [2/2] (2.77ns)   --->   "%sk_load_88 = load i12 %sk_addr_88" [dilithium2/poly.c:754]   --->   Operation 1097 'load' 'sk_load_88' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1098 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_5 = sub i14 4096, i14 %zext_ln748_5" [dilithium2/poly.c:776]   --->   Operation 1098 'sub' 'sub_ln776_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln776_5 = sext i14 %sub_ln776_5" [dilithium2/poly.c:776]   --->   Operation 1099 'sext' 'sext_ln776_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1100 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_5, i10 %r_addr_41" [dilithium2/poly.c:776]   --->   Operation 1100 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1101 [1/1] (1.80ns)   --->   "%sub_ln777_5 = sub i14 4096, i14 %zext_ln752_5" [dilithium2/poly.c:777]   --->   Operation 1101 'sub' 'sub_ln777_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln777_5 = sext i14 %sub_ln777_5" [dilithium2/poly.c:777]   --->   Operation 1102 'sext' 'sext_ln777_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1103 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_5, i10 %r_addr_42" [dilithium2/poly.c:777]   --->   Operation 1103 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 37 <SV = 36> <Delay = 7.35>
ST_37 : Operation 1104 [1/1] (0.00ns)   --->   "%or_ln752_5 = or i10 %tmp_s, i10 43" [dilithium2/poly.c:752]   --->   Operation 1104 'or' 'or_ln752_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln752_69 = zext i10 %or_ln752_5" [dilithium2/poly.c:752]   --->   Operation 1105 'zext' 'zext_ln752_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1106 [1/1] (0.00ns)   --->   "%r_addr_43 = getelementptr i32 %r, i64 0, i64 %zext_ln752_69" [dilithium2/poly.c:752]   --->   Operation 1106 'getelementptr' 'r_addr_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_86, i32 7" [dilithium2/poly.c:752]   --->   Operation 1107 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%zext_ln752_37 = zext i1 %tmp_95" [dilithium2/poly.c:752]   --->   Operation 1108 'zext' 'zext_ln752_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1109 [1/2] (2.77ns)   --->   "%sk_load_87 = load i12 %sk_addr_87" [dilithium2/poly.c:753]   --->   Operation 1109 'load' 'sk_load_87' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%shl_ln753_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_87, i1 0" [dilithium2/poly.c:753]   --->   Operation 1110 'bitconcatenate' 'shl_ln753_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1111 [1/2] (2.77ns)   --->   "%sk_load_88 = load i12 %sk_addr_88" [dilithium2/poly.c:754]   --->   Operation 1111 'load' 'sk_load_88' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%trunc_ln755_5 = trunc i8 %sk_load_88" [dilithium2/poly.c:755]   --->   Operation 1112 'trunc' 'trunc_ln755_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_37" [dilithium2/poly.c:755]   --->   Operation 1113 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%or_ln755_35 = or i9 %tmp_96, i9 %shl_ln753_5" [dilithium2/poly.c:755]   --->   Operation 1114 'or' 'or_ln755_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%or_ln755_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_5, i9 %or_ln755_35" [dilithium2/poly.c:755]   --->   Operation 1115 'bitconcatenate' 'or_ln755_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_5)   --->   "%zext_ln757_5 = zext i13 %or_ln755_5" [dilithium2/poly.c:757]   --->   Operation 1116 'zext' 'zext_ln757_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1117 [1/1] (1.77ns)   --->   "%add_ln758_5 = add i12 %a_read, i12 72" [dilithium2/poly.c:758]   --->   Operation 1117 'add' 'add_ln758_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln758_5 = zext i12 %add_ln758_5" [dilithium2/poly.c:758]   --->   Operation 1118 'zext' 'zext_ln758_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1119 [1/1] (0.00ns)   --->   "%sk_addr_89 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_5" [dilithium2/poly.c:758]   --->   Operation 1119 'getelementptr' 'sk_addr_89' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1120 [2/2] (2.77ns)   --->   "%sk_load_89 = load i12 %sk_addr_89" [dilithium2/poly.c:758]   --->   Operation 1120 'load' 'sk_load_89' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1121 [1/1] (1.77ns)   --->   "%add_ln759_5 = add i12 %a_read, i12 73" [dilithium2/poly.c:759]   --->   Operation 1121 'add' 'add_ln759_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln759_5 = zext i12 %add_ln759_5" [dilithium2/poly.c:759]   --->   Operation 1122 'zext' 'zext_ln759_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1123 [1/1] (0.00ns)   --->   "%sk_addr_90 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_5" [dilithium2/poly.c:759]   --->   Operation 1123 'getelementptr' 'sk_addr_90' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1124 [2/2] (2.77ns)   --->   "%sk_load_90 = load i12 %sk_addr_90" [dilithium2/poly.c:759]   --->   Operation 1124 'load' 'sk_load_90' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1125 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_5 = sub i14 4096, i14 %zext_ln757_5" [dilithium2/poly.c:778]   --->   Operation 1125 'sub' 'sub_ln778_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln778_5 = sext i14 %sub_ln778_5" [dilithium2/poly.c:778]   --->   Operation 1126 'sext' 'sext_ln778_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1127 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_5, i10 %r_addr_43" [dilithium2/poly.c:778]   --->   Operation 1127 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 38 <SV = 37> <Delay = 7.35>
ST_38 : Operation 1128 [1/1] (0.00ns)   --->   "%or_ln757_5 = or i10 %tmp_s, i10 44" [dilithium2/poly.c:757]   --->   Operation 1128 'or' 'or_ln757_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln757_69 = zext i10 %or_ln757_5" [dilithium2/poly.c:757]   --->   Operation 1129 'zext' 'zext_ln757_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1130 [1/1] (0.00ns)   --->   "%r_addr_44 = getelementptr i32 %r, i64 0, i64 %zext_ln757_69" [dilithium2/poly.c:757]   --->   Operation 1130 'getelementptr' 'r_addr_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%lshr_ln757_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_88, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1131 'partselect' 'lshr_ln757_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%zext_ln757_37 = zext i4 %lshr_ln757_5" [dilithium2/poly.c:757]   --->   Operation 1132 'zext' 'zext_ln757_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1133 [1/2] (2.77ns)   --->   "%sk_load_89 = load i12 %sk_addr_89" [dilithium2/poly.c:758]   --->   Operation 1133 'load' 'sk_load_89' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%trunc_ln758_5 = trunc i8 %sk_load_89" [dilithium2/poly.c:758]   --->   Operation 1134 'trunc' 'trunc_ln758_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1135 [1/2] (2.77ns)   --->   "%sk_load_90 = load i12 %sk_addr_90" [dilithium2/poly.c:759]   --->   Operation 1135 'load' 'sk_load_90' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%trunc_ln760_5 = trunc i8 %sk_load_90" [dilithium2/poly.c:760]   --->   Operation 1136 'trunc' 'trunc_ln760_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%tmp_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_37" [dilithium2/poly.c:760]   --->   Operation 1137 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%tmp_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_5, i4 0" [dilithium2/poly.c:760]   --->   Operation 1138 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%or_ln760_35 = or i9 %tmp_98, i9 %tmp_97" [dilithium2/poly.c:760]   --->   Operation 1139 'or' 'or_ln760_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%tmp_99 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_89, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1140 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%or_ln760_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_5, i3 %tmp_99, i9 %or_ln760_35" [dilithium2/poly.c:760]   --->   Operation 1141 'bitconcatenate' 'or_ln760_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_5)   --->   "%zext_ln762_5 = zext i13 %or_ln760_5" [dilithium2/poly.c:762]   --->   Operation 1142 'zext' 'zext_ln762_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1143 [1/1] (0.00ns)   --->   "%lshr_ln762_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_90, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1143 'partselect' 'lshr_ln762_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1144 [1/1] (1.77ns)   --->   "%add_ln763_5 = add i12 %a_read, i12 74" [dilithium2/poly.c:763]   --->   Operation 1144 'add' 'add_ln763_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln763_5 = zext i12 %add_ln763_5" [dilithium2/poly.c:763]   --->   Operation 1145 'zext' 'zext_ln763_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1146 [1/1] (0.00ns)   --->   "%sk_addr_91 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_5" [dilithium2/poly.c:763]   --->   Operation 1146 'getelementptr' 'sk_addr_91' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1147 [2/2] (2.77ns)   --->   "%sk_load_91 = load i12 %sk_addr_91" [dilithium2/poly.c:763]   --->   Operation 1147 'load' 'sk_load_91' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1148 [1/1] (1.77ns)   --->   "%add_ln767_5 = add i12 %a_read, i12 75" [dilithium2/poly.c:767]   --->   Operation 1148 'add' 'add_ln767_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln767_5 = zext i12 %add_ln767_5" [dilithium2/poly.c:767]   --->   Operation 1149 'zext' 'zext_ln767_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1150 [1/1] (0.00ns)   --->   "%sk_addr_92 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_5" [dilithium2/poly.c:767]   --->   Operation 1150 'getelementptr' 'sk_addr_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1151 [2/2] (2.77ns)   --->   "%sk_load_92 = load i12 %sk_addr_92" [dilithium2/poly.c:767]   --->   Operation 1151 'load' 'sk_load_92' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1152 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_5 = sub i14 4096, i14 %zext_ln762_5" [dilithium2/poly.c:779]   --->   Operation 1152 'sub' 'sub_ln779_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln779_5 = sext i14 %sub_ln779_5" [dilithium2/poly.c:779]   --->   Operation 1153 'sext' 'sext_ln779_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1154 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_5, i10 %r_addr_44" [dilithium2/poly.c:779]   --->   Operation 1154 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 39 <SV = 38> <Delay = 7.35>
ST_39 : Operation 1155 [1/1] (0.00ns)   --->   "%or_ln762_5 = or i10 %tmp_s, i10 45" [dilithium2/poly.c:762]   --->   Operation 1155 'or' 'or_ln762_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln762_37 = zext i10 %or_ln762_5" [dilithium2/poly.c:762]   --->   Operation 1156 'zext' 'zext_ln762_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1157 [1/1] (0.00ns)   --->   "%r_addr_45 = getelementptr i32 %r, i64 0, i64 %zext_ln762_37" [dilithium2/poly.c:762]   --->   Operation 1157 'getelementptr' 'r_addr_45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1158 [1/2] (2.77ns)   --->   "%sk_load_91 = load i12 %sk_addr_91" [dilithium2/poly.c:763]   --->   Operation 1158 'load' 'sk_load_91' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln764_5 = trunc i8 %sk_load_91" [dilithium2/poly.c:764]   --->   Operation 1159 'trunc' 'trunc_ln764_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1160 [1/1] (0.00ns)   --->   "%or_ln764_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_5, i7 %lshr_ln762_5" [dilithium2/poly.c:764]   --->   Operation 1160 'bitconcatenate' 'or_ln764_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln766_5 = zext i13 %or_ln764_5" [dilithium2/poly.c:766]   --->   Operation 1161 'zext' 'zext_ln766_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1162 [1/2] (2.77ns)   --->   "%sk_load_92 = load i12 %sk_addr_92" [dilithium2/poly.c:767]   --->   Operation 1162 'load' 'sk_load_92' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1163 [1/1] (1.77ns)   --->   "%add_ln768_5 = add i12 %a_read, i12 76" [dilithium2/poly.c:768]   --->   Operation 1163 'add' 'add_ln768_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln768_5 = zext i12 %add_ln768_5" [dilithium2/poly.c:768]   --->   Operation 1164 'zext' 'zext_ln768_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1165 [1/1] (0.00ns)   --->   "%sk_addr_93 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_5" [dilithium2/poly.c:768]   --->   Operation 1165 'getelementptr' 'sk_addr_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1166 [2/2] (2.77ns)   --->   "%sk_load_93 = load i12 %sk_addr_93" [dilithium2/poly.c:768]   --->   Operation 1166 'load' 'sk_load_93' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1167 [1/1] (1.77ns)   --->   "%add_ln772_5 = add i12 %a_read, i12 77" [dilithium2/poly.c:772]   --->   Operation 1167 'add' 'add_ln772_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln772_5 = zext i12 %add_ln772_5" [dilithium2/poly.c:772]   --->   Operation 1168 'zext' 'zext_ln772_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1169 [1/1] (0.00ns)   --->   "%sk_addr_94 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_5" [dilithium2/poly.c:772]   --->   Operation 1169 'getelementptr' 'sk_addr_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1170 [2/2] (2.77ns)   --->   "%sk_load_94 = load i12 %sk_addr_94" [dilithium2/poly.c:772]   --->   Operation 1170 'load' 'sk_load_94' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1171 [1/1] (1.80ns)   --->   "%sub_ln780_5 = sub i14 4096, i14 %zext_ln766_5" [dilithium2/poly.c:780]   --->   Operation 1171 'sub' 'sub_ln780_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln780_5 = sext i14 %sub_ln780_5" [dilithium2/poly.c:780]   --->   Operation 1172 'sext' 'sext_ln780_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1173 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_5, i10 %r_addr_45" [dilithium2/poly.c:780]   --->   Operation 1173 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 40 <SV = 39> <Delay = 7.35>
ST_40 : Operation 1174 [1/1] (0.00ns)   --->   "%or_ln766_5 = or i10 %tmp_s, i10 46" [dilithium2/poly.c:766]   --->   Operation 1174 'or' 'or_ln766_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln766_69 = zext i10 %or_ln766_5" [dilithium2/poly.c:766]   --->   Operation 1175 'zext' 'zext_ln766_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1176 [1/1] (0.00ns)   --->   "%r_addr_46 = getelementptr i32 %r, i64 0, i64 %zext_ln766_69" [dilithium2/poly.c:766]   --->   Operation 1176 'getelementptr' 'r_addr_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1177 [1/1] (0.00ns)   --->   "%or_ln771_5 = or i10 %tmp_s, i10 47" [dilithium2/poly.c:771]   --->   Operation 1177 'or' 'or_ln771_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln771_37 = zext i10 %or_ln771_5" [dilithium2/poly.c:771]   --->   Operation 1178 'zext' 'zext_ln771_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1179 [1/1] (0.00ns)   --->   "%r_addr_47 = getelementptr i32 %r, i64 0, i64 %zext_ln771_37" [dilithium2/poly.c:771]   --->   Operation 1179 'getelementptr' 'r_addr_47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%lshr_ln766_5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_91, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1180 'partselect' 'lshr_ln766_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%zext_ln766_37 = zext i2 %lshr_ln766_5" [dilithium2/poly.c:766]   --->   Operation 1181 'zext' 'zext_ln766_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%trunc_ln767_5 = trunc i8 %sk_load_92" [dilithium2/poly.c:767]   --->   Operation 1182 'trunc' 'trunc_ln767_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1183 [1/2] (2.77ns)   --->   "%sk_load_93 = load i12 %sk_addr_93" [dilithium2/poly.c:768]   --->   Operation 1183 'load' 'sk_load_93' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%trunc_ln769_5 = trunc i8 %sk_load_93" [dilithium2/poly.c:769]   --->   Operation 1184 'trunc' 'trunc_ln769_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%tmp_100 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_37" [dilithium2/poly.c:769]   --->   Operation 1185 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%tmp_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_5, i2 0" [dilithium2/poly.c:769]   --->   Operation 1186 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%or_ln769_35 = or i9 %tmp_101, i9 %tmp_100" [dilithium2/poly.c:769]   --->   Operation 1187 'or' 'or_ln769_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_92, i32 7" [dilithium2/poly.c:769]   --->   Operation 1188 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%or_ln769_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_5, i1 %tmp_102, i9 %or_ln769_35" [dilithium2/poly.c:769]   --->   Operation 1189 'bitconcatenate' 'or_ln769_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_5)   --->   "%zext_ln771_5 = zext i13 %or_ln769_5" [dilithium2/poly.c:771]   --->   Operation 1190 'zext' 'zext_ln771_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1191 [1/1] (0.00ns)   --->   "%lshr_ln771_5 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_93, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1191 'partselect' 'lshr_ln771_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1192 [1/2] (2.77ns)   --->   "%sk_load_94 = load i12 %sk_addr_94" [dilithium2/poly.c:772]   --->   Operation 1192 'load' 'sk_load_94' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1193 [1/1] (0.00ns)   --->   "%or_ln772_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_94, i5 %lshr_ln771_5" [dilithium2/poly.c:772]   --->   Operation 1193 'bitconcatenate' 'or_ln772_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln775_5 = zext i13 %or_ln772_5" [dilithium2/poly.c:775]   --->   Operation 1194 'zext' 'zext_ln775_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1195 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_5 = sub i14 4096, i14 %zext_ln771_5" [dilithium2/poly.c:781]   --->   Operation 1195 'sub' 'sub_ln781_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln781_5 = sext i14 %sub_ln781_5" [dilithium2/poly.c:781]   --->   Operation 1196 'sext' 'sext_ln781_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1197 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_5, i10 %r_addr_46" [dilithium2/poly.c:781]   --->   Operation 1197 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1198 [1/1] (1.80ns)   --->   "%sub_ln782_5 = sub i14 4096, i14 %zext_ln775_5" [dilithium2/poly.c:782]   --->   Operation 1198 'sub' 'sub_ln782_5' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln782_5 = sext i14 %sub_ln782_5" [dilithium2/poly.c:782]   --->   Operation 1199 'sext' 'sext_ln782_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1200 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_5, i10 %r_addr_47" [dilithium2/poly.c:782]   --->   Operation 1200 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1201 [1/1] (1.77ns)   --->   "%add_ln739_5 = add i12 %a_read, i12 78" [dilithium2/poly.c:739]   --->   Operation 1201 'add' 'add_ln739_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln739_5 = zext i12 %add_ln739_5" [dilithium2/poly.c:739]   --->   Operation 1202 'zext' 'zext_ln739_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1203 [1/1] (0.00ns)   --->   "%sk_addr_95 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_5" [dilithium2/poly.c:739]   --->   Operation 1203 'getelementptr' 'sk_addr_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1204 [2/2] (2.77ns)   --->   "%sk_load_95 = load i12 %sk_addr_95" [dilithium2/poly.c:739]   --->   Operation 1204 'load' 'sk_load_95' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1205 [1/1] (1.77ns)   --->   "%add_ln740_6 = add i12 %a_read, i12 79" [dilithium2/poly.c:740]   --->   Operation 1205 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln740_6 = zext i12 %add_ln740_6" [dilithium2/poly.c:740]   --->   Operation 1206 'zext' 'zext_ln740_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1207 [1/1] (0.00ns)   --->   "%sk_addr_96 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_6" [dilithium2/poly.c:740]   --->   Operation 1207 'getelementptr' 'sk_addr_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1208 [2/2] (2.77ns)   --->   "%sk_load_96 = load i12 %sk_addr_96" [dilithium2/poly.c:740]   --->   Operation 1208 'load' 'sk_load_96' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 41 <SV = 40> <Delay = 7.35>
ST_41 : Operation 1209 [1/1] (0.00ns)   --->   "%or_ln739_5 = or i10 %tmp_s, i10 48" [dilithium2/poly.c:739]   --->   Operation 1209 'or' 'or_ln739_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln739_37 = zext i10 %or_ln739_5" [dilithium2/poly.c:739]   --->   Operation 1210 'zext' 'zext_ln739_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1211 [1/1] (0.00ns)   --->   "%r_addr_48 = getelementptr i32 %r, i64 0, i64 %zext_ln739_37" [dilithium2/poly.c:739]   --->   Operation 1211 'getelementptr' 'r_addr_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1212 [1/2] (2.77ns)   --->   "%sk_load_95 = load i12 %sk_addr_95" [dilithium2/poly.c:739]   --->   Operation 1212 'load' 'sk_load_95' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1213 [1/2] (2.77ns)   --->   "%sk_load_96 = load i12 %sk_addr_96" [dilithium2/poly.c:740]   --->   Operation 1213 'load' 'sk_load_96' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln741_6 = trunc i8 %sk_load_96" [dilithium2/poly.c:741]   --->   Operation 1214 'trunc' 'trunc_ln741_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_6, i8 %sk_load_95" [dilithium2/poly.c:741]   --->   Operation 1215 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln743_6 = zext i13 %tmp_12" [dilithium2/poly.c:743]   --->   Operation 1216 'zext' 'zext_ln743_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1217 [1/1] (1.77ns)   --->   "%add_ln744_6 = add i12 %a_read, i12 80" [dilithium2/poly.c:744]   --->   Operation 1217 'add' 'add_ln744_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln744_6 = zext i12 %add_ln744_6" [dilithium2/poly.c:744]   --->   Operation 1218 'zext' 'zext_ln744_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1219 [1/1] (0.00ns)   --->   "%sk_addr_97 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_6" [dilithium2/poly.c:744]   --->   Operation 1219 'getelementptr' 'sk_addr_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1220 [2/2] (2.77ns)   --->   "%sk_load_97 = load i12 %sk_addr_97" [dilithium2/poly.c:744]   --->   Operation 1220 'load' 'sk_load_97' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1221 [1/1] (1.77ns)   --->   "%add_ln745_6 = add i12 %a_read, i12 81" [dilithium2/poly.c:745]   --->   Operation 1221 'add' 'add_ln745_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln745_6 = zext i12 %add_ln745_6" [dilithium2/poly.c:745]   --->   Operation 1222 'zext' 'zext_ln745_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1223 [1/1] (0.00ns)   --->   "%sk_addr_98 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_6" [dilithium2/poly.c:745]   --->   Operation 1223 'getelementptr' 'sk_addr_98' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1224 [2/2] (2.77ns)   --->   "%sk_load_98 = load i12 %sk_addr_98" [dilithium2/poly.c:745]   --->   Operation 1224 'load' 'sk_load_98' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1225 [1/1] (1.80ns)   --->   "%sub_ln775_6 = sub i14 4096, i14 %zext_ln743_6" [dilithium2/poly.c:775]   --->   Operation 1225 'sub' 'sub_ln775_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln775_6 = sext i14 %sub_ln775_6" [dilithium2/poly.c:775]   --->   Operation 1226 'sext' 'sext_ln775_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1227 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_6, i10 %r_addr_48" [dilithium2/poly.c:775]   --->   Operation 1227 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 42 <SV = 41> <Delay = 7.35>
ST_42 : Operation 1228 [1/1] (0.00ns)   --->   "%or_ln743_6 = or i10 %tmp_s, i10 49" [dilithium2/poly.c:743]   --->   Operation 1228 'or' 'or_ln743_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln743_70 = zext i10 %or_ln743_6" [dilithium2/poly.c:743]   --->   Operation 1229 'zext' 'zext_ln743_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1230 [1/1] (0.00ns)   --->   "%r_addr_49 = getelementptr i32 %r, i64 0, i64 %zext_ln743_70" [dilithium2/poly.c:743]   --->   Operation 1230 'getelementptr' 'r_addr_49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%lshr_ln743_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_96, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1231 'partselect' 'lshr_ln743_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%zext_ln743_38 = zext i3 %lshr_ln743_6" [dilithium2/poly.c:743]   --->   Operation 1232 'zext' 'zext_ln743_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1233 [1/2] (2.77ns)   --->   "%sk_load_97 = load i12 %sk_addr_97" [dilithium2/poly.c:744]   --->   Operation 1233 'load' 'sk_load_97' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%trunc_ln744_6 = trunc i8 %sk_load_97" [dilithium2/poly.c:744]   --->   Operation 1234 'trunc' 'trunc_ln744_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1235 [1/2] (2.77ns)   --->   "%sk_load_98 = load i12 %sk_addr_98" [dilithium2/poly.c:745]   --->   Operation 1235 'load' 'sk_load_98' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%trunc_ln746_6 = trunc i8 %sk_load_98" [dilithium2/poly.c:746]   --->   Operation 1236 'trunc' 'trunc_ln746_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%tmp_103 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_38" [dilithium2/poly.c:746]   --->   Operation 1237 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%tmp_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_6, i3 0" [dilithium2/poly.c:746]   --->   Operation 1238 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%or_ln746_36 = or i9 %tmp_104, i9 %tmp_103" [dilithium2/poly.c:746]   --->   Operation 1239 'or' 'or_ln746_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%tmp_105 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_97, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1240 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%or_ln746_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_6, i2 %tmp_105, i9 %or_ln746_36" [dilithium2/poly.c:746]   --->   Operation 1241 'bitconcatenate' 'or_ln746_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_6)   --->   "%zext_ln748_6 = zext i13 %or_ln746_6" [dilithium2/poly.c:748]   --->   Operation 1242 'zext' 'zext_ln748_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1243 [1/1] (0.00ns)   --->   "%lshr_ln748_6 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_98, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1243 'partselect' 'lshr_ln748_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1244 [1/1] (1.77ns)   --->   "%add_ln749_6 = add i12 %a_read, i12 82" [dilithium2/poly.c:749]   --->   Operation 1244 'add' 'add_ln749_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln749_6 = zext i12 %add_ln749_6" [dilithium2/poly.c:749]   --->   Operation 1245 'zext' 'zext_ln749_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1246 [1/1] (0.00ns)   --->   "%sk_addr_99 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_6" [dilithium2/poly.c:749]   --->   Operation 1246 'getelementptr' 'sk_addr_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1247 [2/2] (2.77ns)   --->   "%sk_load_99 = load i12 %sk_addr_99" [dilithium2/poly.c:749]   --->   Operation 1247 'load' 'sk_load_99' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1248 [1/1] (1.77ns)   --->   "%add_ln753_6 = add i12 %a_read, i12 83" [dilithium2/poly.c:753]   --->   Operation 1248 'add' 'add_ln753_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln753_6 = zext i12 %add_ln753_6" [dilithium2/poly.c:753]   --->   Operation 1249 'zext' 'zext_ln753_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1250 [1/1] (0.00ns)   --->   "%sk_addr_100 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_6" [dilithium2/poly.c:753]   --->   Operation 1250 'getelementptr' 'sk_addr_100' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1251 [2/2] (2.77ns)   --->   "%sk_load_100 = load i12 %sk_addr_100" [dilithium2/poly.c:753]   --->   Operation 1251 'load' 'sk_load_100' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1252 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_6 = sub i14 4096, i14 %zext_ln748_6" [dilithium2/poly.c:776]   --->   Operation 1252 'sub' 'sub_ln776_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln776_6 = sext i14 %sub_ln776_6" [dilithium2/poly.c:776]   --->   Operation 1253 'sext' 'sext_ln776_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1254 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_6, i10 %r_addr_49" [dilithium2/poly.c:776]   --->   Operation 1254 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 43 <SV = 42> <Delay = 7.35>
ST_43 : Operation 1255 [1/1] (0.00ns)   --->   "%or_ln748_6 = or i10 %tmp_s, i10 50" [dilithium2/poly.c:748]   --->   Operation 1255 'or' 'or_ln748_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln748_38 = zext i10 %or_ln748_6" [dilithium2/poly.c:748]   --->   Operation 1256 'zext' 'zext_ln748_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1257 [1/1] (0.00ns)   --->   "%r_addr_50 = getelementptr i32 %r, i64 0, i64 %zext_ln748_38" [dilithium2/poly.c:748]   --->   Operation 1257 'getelementptr' 'r_addr_50' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1258 [1/2] (2.77ns)   --->   "%sk_load_99 = load i12 %sk_addr_99" [dilithium2/poly.c:749]   --->   Operation 1258 'load' 'sk_load_99' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln750_6 = trunc i8 %sk_load_99" [dilithium2/poly.c:750]   --->   Operation 1259 'trunc' 'trunc_ln750_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1260 [1/1] (0.00ns)   --->   "%or_ln750_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_6, i6 %lshr_ln748_6" [dilithium2/poly.c:750]   --->   Operation 1260 'bitconcatenate' 'or_ln750_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln752_6 = zext i13 %or_ln750_6" [dilithium2/poly.c:752]   --->   Operation 1261 'zext' 'zext_ln752_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1262 [1/2] (2.77ns)   --->   "%sk_load_100 = load i12 %sk_addr_100" [dilithium2/poly.c:753]   --->   Operation 1262 'load' 'sk_load_100' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1263 [1/1] (1.77ns)   --->   "%add_ln754_6 = add i12 %a_read, i12 84" [dilithium2/poly.c:754]   --->   Operation 1263 'add' 'add_ln754_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln754_6 = zext i12 %add_ln754_6" [dilithium2/poly.c:754]   --->   Operation 1264 'zext' 'zext_ln754_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1265 [1/1] (0.00ns)   --->   "%sk_addr_101 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_6" [dilithium2/poly.c:754]   --->   Operation 1265 'getelementptr' 'sk_addr_101' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1266 [2/2] (2.77ns)   --->   "%sk_load_101 = load i12 %sk_addr_101" [dilithium2/poly.c:754]   --->   Operation 1266 'load' 'sk_load_101' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1267 [1/1] (1.77ns)   --->   "%add_ln758_6 = add i12 %a_read, i12 85" [dilithium2/poly.c:758]   --->   Operation 1267 'add' 'add_ln758_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln758_6 = zext i12 %add_ln758_6" [dilithium2/poly.c:758]   --->   Operation 1268 'zext' 'zext_ln758_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1269 [1/1] (0.00ns)   --->   "%sk_addr_102 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_6" [dilithium2/poly.c:758]   --->   Operation 1269 'getelementptr' 'sk_addr_102' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1270 [2/2] (2.77ns)   --->   "%sk_load_102 = load i12 %sk_addr_102" [dilithium2/poly.c:758]   --->   Operation 1270 'load' 'sk_load_102' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1271 [1/1] (1.80ns)   --->   "%sub_ln777_6 = sub i14 4096, i14 %zext_ln752_6" [dilithium2/poly.c:777]   --->   Operation 1271 'sub' 'sub_ln777_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln777_6 = sext i14 %sub_ln777_6" [dilithium2/poly.c:777]   --->   Operation 1272 'sext' 'sext_ln777_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1273 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_6, i10 %r_addr_50" [dilithium2/poly.c:777]   --->   Operation 1273 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 43> <Delay = 7.35>
ST_44 : Operation 1274 [1/1] (0.00ns)   --->   "%or_ln752_6 = or i10 %tmp_s, i10 51" [dilithium2/poly.c:752]   --->   Operation 1274 'or' 'or_ln752_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln752_70 = zext i10 %or_ln752_6" [dilithium2/poly.c:752]   --->   Operation 1275 'zext' 'zext_ln752_70' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1276 [1/1] (0.00ns)   --->   "%r_addr_51 = getelementptr i32 %r, i64 0, i64 %zext_ln752_70" [dilithium2/poly.c:752]   --->   Operation 1276 'getelementptr' 'r_addr_51' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_99, i32 7" [dilithium2/poly.c:752]   --->   Operation 1277 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%zext_ln752_38 = zext i1 %tmp_106" [dilithium2/poly.c:752]   --->   Operation 1278 'zext' 'zext_ln752_38' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%shl_ln753_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_100, i1 0" [dilithium2/poly.c:753]   --->   Operation 1279 'bitconcatenate' 'shl_ln753_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1280 [1/2] (2.77ns)   --->   "%sk_load_101 = load i12 %sk_addr_101" [dilithium2/poly.c:754]   --->   Operation 1280 'load' 'sk_load_101' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%trunc_ln755_6 = trunc i8 %sk_load_101" [dilithium2/poly.c:755]   --->   Operation 1281 'trunc' 'trunc_ln755_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%tmp_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_38" [dilithium2/poly.c:755]   --->   Operation 1282 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%or_ln755_36 = or i9 %tmp_107, i9 %shl_ln753_6" [dilithium2/poly.c:755]   --->   Operation 1283 'or' 'or_ln755_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%or_ln755_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_6, i9 %or_ln755_36" [dilithium2/poly.c:755]   --->   Operation 1284 'bitconcatenate' 'or_ln755_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_6)   --->   "%zext_ln757_6 = zext i13 %or_ln755_6" [dilithium2/poly.c:757]   --->   Operation 1285 'zext' 'zext_ln757_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1286 [1/2] (2.77ns)   --->   "%sk_load_102 = load i12 %sk_addr_102" [dilithium2/poly.c:758]   --->   Operation 1286 'load' 'sk_load_102' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1287 [1/1] (1.77ns)   --->   "%add_ln759_6 = add i12 %a_read, i12 86" [dilithium2/poly.c:759]   --->   Operation 1287 'add' 'add_ln759_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln759_6 = zext i12 %add_ln759_6" [dilithium2/poly.c:759]   --->   Operation 1288 'zext' 'zext_ln759_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1289 [1/1] (0.00ns)   --->   "%sk_addr_103 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_6" [dilithium2/poly.c:759]   --->   Operation 1289 'getelementptr' 'sk_addr_103' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1290 [2/2] (2.77ns)   --->   "%sk_load_103 = load i12 %sk_addr_103" [dilithium2/poly.c:759]   --->   Operation 1290 'load' 'sk_load_103' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1291 [1/1] (1.77ns)   --->   "%add_ln763_6 = add i12 %a_read, i12 87" [dilithium2/poly.c:763]   --->   Operation 1291 'add' 'add_ln763_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln763_6 = zext i12 %add_ln763_6" [dilithium2/poly.c:763]   --->   Operation 1292 'zext' 'zext_ln763_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1293 [1/1] (0.00ns)   --->   "%sk_addr_104 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_6" [dilithium2/poly.c:763]   --->   Operation 1293 'getelementptr' 'sk_addr_104' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1294 [2/2] (2.77ns)   --->   "%sk_load_104 = load i12 %sk_addr_104" [dilithium2/poly.c:763]   --->   Operation 1294 'load' 'sk_load_104' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1295 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_6 = sub i14 4096, i14 %zext_ln757_6" [dilithium2/poly.c:778]   --->   Operation 1295 'sub' 'sub_ln778_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln778_6 = sext i14 %sub_ln778_6" [dilithium2/poly.c:778]   --->   Operation 1296 'sext' 'sext_ln778_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1297 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_6, i10 %r_addr_51" [dilithium2/poly.c:778]   --->   Operation 1297 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 45 <SV = 44> <Delay = 7.35>
ST_45 : Operation 1298 [1/1] (0.00ns)   --->   "%or_ln757_6 = or i10 %tmp_s, i10 52" [dilithium2/poly.c:757]   --->   Operation 1298 'or' 'or_ln757_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln757_70 = zext i10 %or_ln757_6" [dilithium2/poly.c:757]   --->   Operation 1299 'zext' 'zext_ln757_70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1300 [1/1] (0.00ns)   --->   "%r_addr_52 = getelementptr i32 %r, i64 0, i64 %zext_ln757_70" [dilithium2/poly.c:757]   --->   Operation 1300 'getelementptr' 'r_addr_52' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1301 [1/1] (0.00ns)   --->   "%or_ln762_6 = or i10 %tmp_s, i10 53" [dilithium2/poly.c:762]   --->   Operation 1301 'or' 'or_ln762_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln762_38 = zext i10 %or_ln762_6" [dilithium2/poly.c:762]   --->   Operation 1302 'zext' 'zext_ln762_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1303 [1/1] (0.00ns)   --->   "%r_addr_53 = getelementptr i32 %r, i64 0, i64 %zext_ln762_38" [dilithium2/poly.c:762]   --->   Operation 1303 'getelementptr' 'r_addr_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%lshr_ln757_6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_101, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1304 'partselect' 'lshr_ln757_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%zext_ln757_38 = zext i4 %lshr_ln757_6" [dilithium2/poly.c:757]   --->   Operation 1305 'zext' 'zext_ln757_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%trunc_ln758_6 = trunc i8 %sk_load_102" [dilithium2/poly.c:758]   --->   Operation 1306 'trunc' 'trunc_ln758_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1307 [1/2] (2.77ns)   --->   "%sk_load_103 = load i12 %sk_addr_103" [dilithium2/poly.c:759]   --->   Operation 1307 'load' 'sk_load_103' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%trunc_ln760_6 = trunc i8 %sk_load_103" [dilithium2/poly.c:760]   --->   Operation 1308 'trunc' 'trunc_ln760_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%tmp_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_38" [dilithium2/poly.c:760]   --->   Operation 1309 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%tmp_109 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_6, i4 0" [dilithium2/poly.c:760]   --->   Operation 1310 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%or_ln760_36 = or i9 %tmp_109, i9 %tmp_108" [dilithium2/poly.c:760]   --->   Operation 1311 'or' 'or_ln760_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%tmp_110 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_102, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1312 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%or_ln760_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_6, i3 %tmp_110, i9 %or_ln760_36" [dilithium2/poly.c:760]   --->   Operation 1313 'bitconcatenate' 'or_ln760_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_6)   --->   "%zext_ln762_6 = zext i13 %or_ln760_6" [dilithium2/poly.c:762]   --->   Operation 1314 'zext' 'zext_ln762_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1315 [1/1] (0.00ns)   --->   "%lshr_ln762_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_103, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1315 'partselect' 'lshr_ln762_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1316 [1/2] (2.77ns)   --->   "%sk_load_104 = load i12 %sk_addr_104" [dilithium2/poly.c:763]   --->   Operation 1316 'load' 'sk_load_104' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln764_6 = trunc i8 %sk_load_104" [dilithium2/poly.c:764]   --->   Operation 1317 'trunc' 'trunc_ln764_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1318 [1/1] (0.00ns)   --->   "%or_ln764_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_6, i7 %lshr_ln762_6" [dilithium2/poly.c:764]   --->   Operation 1318 'bitconcatenate' 'or_ln764_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln766_6 = zext i13 %or_ln764_6" [dilithium2/poly.c:766]   --->   Operation 1319 'zext' 'zext_ln766_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1320 [1/1] (1.77ns)   --->   "%add_ln767_6 = add i12 %a_read, i12 88" [dilithium2/poly.c:767]   --->   Operation 1320 'add' 'add_ln767_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln767_6 = zext i12 %add_ln767_6" [dilithium2/poly.c:767]   --->   Operation 1321 'zext' 'zext_ln767_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1322 [1/1] (0.00ns)   --->   "%sk_addr_105 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_6" [dilithium2/poly.c:767]   --->   Operation 1322 'getelementptr' 'sk_addr_105' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1323 [2/2] (2.77ns)   --->   "%sk_load_105 = load i12 %sk_addr_105" [dilithium2/poly.c:767]   --->   Operation 1323 'load' 'sk_load_105' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1324 [1/1] (1.77ns)   --->   "%add_ln768_6 = add i12 %a_read, i12 89" [dilithium2/poly.c:768]   --->   Operation 1324 'add' 'add_ln768_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln768_6 = zext i12 %add_ln768_6" [dilithium2/poly.c:768]   --->   Operation 1325 'zext' 'zext_ln768_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1326 [1/1] (0.00ns)   --->   "%sk_addr_106 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_6" [dilithium2/poly.c:768]   --->   Operation 1326 'getelementptr' 'sk_addr_106' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1327 [2/2] (2.77ns)   --->   "%sk_load_106 = load i12 %sk_addr_106" [dilithium2/poly.c:768]   --->   Operation 1327 'load' 'sk_load_106' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1328 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_6 = sub i14 4096, i14 %zext_ln762_6" [dilithium2/poly.c:779]   --->   Operation 1328 'sub' 'sub_ln779_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln779_6 = sext i14 %sub_ln779_6" [dilithium2/poly.c:779]   --->   Operation 1329 'sext' 'sext_ln779_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1330 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_6, i10 %r_addr_52" [dilithium2/poly.c:779]   --->   Operation 1330 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1331 [1/1] (1.80ns)   --->   "%sub_ln780_6 = sub i14 4096, i14 %zext_ln766_6" [dilithium2/poly.c:780]   --->   Operation 1331 'sub' 'sub_ln780_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln780_6 = sext i14 %sub_ln780_6" [dilithium2/poly.c:780]   --->   Operation 1332 'sext' 'sext_ln780_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1333 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_6, i10 %r_addr_53" [dilithium2/poly.c:780]   --->   Operation 1333 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 46 <SV = 45> <Delay = 7.35>
ST_46 : Operation 1334 [1/1] (0.00ns)   --->   "%or_ln766_6 = or i10 %tmp_s, i10 54" [dilithium2/poly.c:766]   --->   Operation 1334 'or' 'or_ln766_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln766_70 = zext i10 %or_ln766_6" [dilithium2/poly.c:766]   --->   Operation 1335 'zext' 'zext_ln766_70' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1336 [1/1] (0.00ns)   --->   "%r_addr_54 = getelementptr i32 %r, i64 0, i64 %zext_ln766_70" [dilithium2/poly.c:766]   --->   Operation 1336 'getelementptr' 'r_addr_54' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%lshr_ln766_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_104, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1337 'partselect' 'lshr_ln766_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%zext_ln766_38 = zext i2 %lshr_ln766_6" [dilithium2/poly.c:766]   --->   Operation 1338 'zext' 'zext_ln766_38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1339 [1/2] (2.77ns)   --->   "%sk_load_105 = load i12 %sk_addr_105" [dilithium2/poly.c:767]   --->   Operation 1339 'load' 'sk_load_105' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%trunc_ln767_6 = trunc i8 %sk_load_105" [dilithium2/poly.c:767]   --->   Operation 1340 'trunc' 'trunc_ln767_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1341 [1/2] (2.77ns)   --->   "%sk_load_106 = load i12 %sk_addr_106" [dilithium2/poly.c:768]   --->   Operation 1341 'load' 'sk_load_106' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%trunc_ln769_6 = trunc i8 %sk_load_106" [dilithium2/poly.c:769]   --->   Operation 1342 'trunc' 'trunc_ln769_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%tmp_111 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_38" [dilithium2/poly.c:769]   --->   Operation 1343 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%tmp_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_6, i2 0" [dilithium2/poly.c:769]   --->   Operation 1344 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%or_ln769_36 = or i9 %tmp_112, i9 %tmp_111" [dilithium2/poly.c:769]   --->   Operation 1345 'or' 'or_ln769_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_105, i32 7" [dilithium2/poly.c:769]   --->   Operation 1346 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%or_ln769_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_6, i1 %tmp_113, i9 %or_ln769_36" [dilithium2/poly.c:769]   --->   Operation 1347 'bitconcatenate' 'or_ln769_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_6)   --->   "%zext_ln771_6 = zext i13 %or_ln769_6" [dilithium2/poly.c:771]   --->   Operation 1348 'zext' 'zext_ln771_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1349 [1/1] (0.00ns)   --->   "%lshr_ln771_6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_106, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1349 'partselect' 'lshr_ln771_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1350 [1/1] (1.77ns)   --->   "%add_ln772_6 = add i12 %a_read, i12 90" [dilithium2/poly.c:772]   --->   Operation 1350 'add' 'add_ln772_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln772_6 = zext i12 %add_ln772_6" [dilithium2/poly.c:772]   --->   Operation 1351 'zext' 'zext_ln772_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1352 [1/1] (0.00ns)   --->   "%sk_addr_107 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_6" [dilithium2/poly.c:772]   --->   Operation 1352 'getelementptr' 'sk_addr_107' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1353 [2/2] (2.77ns)   --->   "%sk_load_107 = load i12 %sk_addr_107" [dilithium2/poly.c:772]   --->   Operation 1353 'load' 'sk_load_107' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1354 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_6 = sub i14 4096, i14 %zext_ln771_6" [dilithium2/poly.c:781]   --->   Operation 1354 'sub' 'sub_ln781_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln781_6 = sext i14 %sub_ln781_6" [dilithium2/poly.c:781]   --->   Operation 1355 'sext' 'sext_ln781_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1356 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_6, i10 %r_addr_54" [dilithium2/poly.c:781]   --->   Operation 1356 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1357 [1/1] (1.77ns)   --->   "%add_ln739_6 = add i12 %a_read, i12 91" [dilithium2/poly.c:739]   --->   Operation 1357 'add' 'add_ln739_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln739_6 = zext i12 %add_ln739_6" [dilithium2/poly.c:739]   --->   Operation 1358 'zext' 'zext_ln739_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1359 [1/1] (0.00ns)   --->   "%sk_addr_108 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_6" [dilithium2/poly.c:739]   --->   Operation 1359 'getelementptr' 'sk_addr_108' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1360 [2/2] (2.77ns)   --->   "%sk_load_108 = load i12 %sk_addr_108" [dilithium2/poly.c:739]   --->   Operation 1360 'load' 'sk_load_108' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 47 <SV = 46> <Delay = 7.35>
ST_47 : Operation 1361 [1/1] (0.00ns)   --->   "%or_ln771_6 = or i10 %tmp_s, i10 55" [dilithium2/poly.c:771]   --->   Operation 1361 'or' 'or_ln771_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln771_38 = zext i10 %or_ln771_6" [dilithium2/poly.c:771]   --->   Operation 1362 'zext' 'zext_ln771_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1363 [1/1] (0.00ns)   --->   "%r_addr_55 = getelementptr i32 %r, i64 0, i64 %zext_ln771_38" [dilithium2/poly.c:771]   --->   Operation 1363 'getelementptr' 'r_addr_55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1364 [1/2] (2.77ns)   --->   "%sk_load_107 = load i12 %sk_addr_107" [dilithium2/poly.c:772]   --->   Operation 1364 'load' 'sk_load_107' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1365 [1/1] (0.00ns)   --->   "%or_ln772_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_107, i5 %lshr_ln771_6" [dilithium2/poly.c:772]   --->   Operation 1365 'bitconcatenate' 'or_ln772_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln775_6 = zext i13 %or_ln772_6" [dilithium2/poly.c:775]   --->   Operation 1366 'zext' 'zext_ln775_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1367 [1/1] (1.80ns)   --->   "%sub_ln782_6 = sub i14 4096, i14 %zext_ln775_6" [dilithium2/poly.c:782]   --->   Operation 1367 'sub' 'sub_ln782_6' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln782_6 = sext i14 %sub_ln782_6" [dilithium2/poly.c:782]   --->   Operation 1368 'sext' 'sext_ln782_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1369 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_6, i10 %r_addr_55" [dilithium2/poly.c:782]   --->   Operation 1369 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1370 [1/2] (2.77ns)   --->   "%sk_load_108 = load i12 %sk_addr_108" [dilithium2/poly.c:739]   --->   Operation 1370 'load' 'sk_load_108' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1371 [1/1] (1.77ns)   --->   "%add_ln740_7 = add i12 %a_read, i12 92" [dilithium2/poly.c:740]   --->   Operation 1371 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln740_7 = zext i12 %add_ln740_7" [dilithium2/poly.c:740]   --->   Operation 1372 'zext' 'zext_ln740_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1373 [1/1] (0.00ns)   --->   "%sk_addr_109 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_7" [dilithium2/poly.c:740]   --->   Operation 1373 'getelementptr' 'sk_addr_109' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1374 [2/2] (2.77ns)   --->   "%sk_load_109 = load i12 %sk_addr_109" [dilithium2/poly.c:740]   --->   Operation 1374 'load' 'sk_load_109' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1375 [1/1] (1.77ns)   --->   "%add_ln744_7 = add i12 %a_read, i12 93" [dilithium2/poly.c:744]   --->   Operation 1375 'add' 'add_ln744_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln744_7 = zext i12 %add_ln744_7" [dilithium2/poly.c:744]   --->   Operation 1376 'zext' 'zext_ln744_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1377 [1/1] (0.00ns)   --->   "%sk_addr_110 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_7" [dilithium2/poly.c:744]   --->   Operation 1377 'getelementptr' 'sk_addr_110' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1378 [2/2] (2.77ns)   --->   "%sk_load_110 = load i12 %sk_addr_110" [dilithium2/poly.c:744]   --->   Operation 1378 'load' 'sk_load_110' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 48 <SV = 47> <Delay = 7.35>
ST_48 : Operation 1379 [1/1] (0.00ns)   --->   "%or_ln739_6 = or i10 %tmp_s, i10 56" [dilithium2/poly.c:739]   --->   Operation 1379 'or' 'or_ln739_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln739_38 = zext i10 %or_ln739_6" [dilithium2/poly.c:739]   --->   Operation 1380 'zext' 'zext_ln739_38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1381 [1/1] (0.00ns)   --->   "%r_addr_56 = getelementptr i32 %r, i64 0, i64 %zext_ln739_38" [dilithium2/poly.c:739]   --->   Operation 1381 'getelementptr' 'r_addr_56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1382 [1/2] (2.77ns)   --->   "%sk_load_109 = load i12 %sk_addr_109" [dilithium2/poly.c:740]   --->   Operation 1382 'load' 'sk_load_109' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln741_7 = trunc i8 %sk_load_109" [dilithium2/poly.c:741]   --->   Operation 1383 'trunc' 'trunc_ln741_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_7, i8 %sk_load_108" [dilithium2/poly.c:741]   --->   Operation 1384 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln743_7 = zext i13 %tmp_14" [dilithium2/poly.c:743]   --->   Operation 1385 'zext' 'zext_ln743_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1386 [1/2] (2.77ns)   --->   "%sk_load_110 = load i12 %sk_addr_110" [dilithium2/poly.c:744]   --->   Operation 1386 'load' 'sk_load_110' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1387 [1/1] (1.77ns)   --->   "%add_ln745_7 = add i12 %a_read, i12 94" [dilithium2/poly.c:745]   --->   Operation 1387 'add' 'add_ln745_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln745_7 = zext i12 %add_ln745_7" [dilithium2/poly.c:745]   --->   Operation 1388 'zext' 'zext_ln745_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1389 [1/1] (0.00ns)   --->   "%sk_addr_111 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_7" [dilithium2/poly.c:745]   --->   Operation 1389 'getelementptr' 'sk_addr_111' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1390 [2/2] (2.77ns)   --->   "%sk_load_111 = load i12 %sk_addr_111" [dilithium2/poly.c:745]   --->   Operation 1390 'load' 'sk_load_111' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1391 [1/1] (1.77ns)   --->   "%add_ln749_7 = add i12 %a_read, i12 95" [dilithium2/poly.c:749]   --->   Operation 1391 'add' 'add_ln749_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln749_7 = zext i12 %add_ln749_7" [dilithium2/poly.c:749]   --->   Operation 1392 'zext' 'zext_ln749_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1393 [1/1] (0.00ns)   --->   "%sk_addr_112 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_7" [dilithium2/poly.c:749]   --->   Operation 1393 'getelementptr' 'sk_addr_112' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1394 [2/2] (2.77ns)   --->   "%sk_load_112 = load i12 %sk_addr_112" [dilithium2/poly.c:749]   --->   Operation 1394 'load' 'sk_load_112' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1395 [1/1] (1.80ns)   --->   "%sub_ln775_7 = sub i14 4096, i14 %zext_ln743_7" [dilithium2/poly.c:775]   --->   Operation 1395 'sub' 'sub_ln775_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln775_7 = sext i14 %sub_ln775_7" [dilithium2/poly.c:775]   --->   Operation 1396 'sext' 'sext_ln775_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1397 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_7, i10 %r_addr_56" [dilithium2/poly.c:775]   --->   Operation 1397 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 49 <SV = 48> <Delay = 7.35>
ST_49 : Operation 1398 [1/1] (0.00ns)   --->   "%or_ln743_7 = or i10 %tmp_s, i10 57" [dilithium2/poly.c:743]   --->   Operation 1398 'or' 'or_ln743_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln743_71 = zext i10 %or_ln743_7" [dilithium2/poly.c:743]   --->   Operation 1399 'zext' 'zext_ln743_71' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1400 [1/1] (0.00ns)   --->   "%r_addr_57 = getelementptr i32 %r, i64 0, i64 %zext_ln743_71" [dilithium2/poly.c:743]   --->   Operation 1400 'getelementptr' 'r_addr_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1401 [1/1] (0.00ns)   --->   "%or_ln748_7 = or i10 %tmp_s, i10 58" [dilithium2/poly.c:748]   --->   Operation 1401 'or' 'or_ln748_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln748_39 = zext i10 %or_ln748_7" [dilithium2/poly.c:748]   --->   Operation 1402 'zext' 'zext_ln748_39' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1403 [1/1] (0.00ns)   --->   "%r_addr_58 = getelementptr i32 %r, i64 0, i64 %zext_ln748_39" [dilithium2/poly.c:748]   --->   Operation 1403 'getelementptr' 'r_addr_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%lshr_ln743_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_109, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1404 'partselect' 'lshr_ln743_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%zext_ln743_39 = zext i3 %lshr_ln743_7" [dilithium2/poly.c:743]   --->   Operation 1405 'zext' 'zext_ln743_39' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%trunc_ln744_7 = trunc i8 %sk_load_110" [dilithium2/poly.c:744]   --->   Operation 1406 'trunc' 'trunc_ln744_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1407 [1/2] (2.77ns)   --->   "%sk_load_111 = load i12 %sk_addr_111" [dilithium2/poly.c:745]   --->   Operation 1407 'load' 'sk_load_111' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%trunc_ln746_7 = trunc i8 %sk_load_111" [dilithium2/poly.c:746]   --->   Operation 1408 'trunc' 'trunc_ln746_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%tmp_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_39" [dilithium2/poly.c:746]   --->   Operation 1409 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%tmp_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_7, i3 0" [dilithium2/poly.c:746]   --->   Operation 1410 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%or_ln746_37 = or i9 %tmp_115, i9 %tmp_114" [dilithium2/poly.c:746]   --->   Operation 1411 'or' 'or_ln746_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%tmp_116 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_110, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1412 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%or_ln746_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_7, i2 %tmp_116, i9 %or_ln746_37" [dilithium2/poly.c:746]   --->   Operation 1413 'bitconcatenate' 'or_ln746_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_7)   --->   "%zext_ln748_7 = zext i13 %or_ln746_7" [dilithium2/poly.c:748]   --->   Operation 1414 'zext' 'zext_ln748_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1415 [1/1] (0.00ns)   --->   "%lshr_ln748_7 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_111, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1415 'partselect' 'lshr_ln748_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1416 [1/2] (2.77ns)   --->   "%sk_load_112 = load i12 %sk_addr_112" [dilithium2/poly.c:749]   --->   Operation 1416 'load' 'sk_load_112' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln750_7 = trunc i8 %sk_load_112" [dilithium2/poly.c:750]   --->   Operation 1417 'trunc' 'trunc_ln750_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1418 [1/1] (0.00ns)   --->   "%or_ln750_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_7, i6 %lshr_ln748_7" [dilithium2/poly.c:750]   --->   Operation 1418 'bitconcatenate' 'or_ln750_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln752_7 = zext i13 %or_ln750_7" [dilithium2/poly.c:752]   --->   Operation 1419 'zext' 'zext_ln752_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1420 [1/1] (1.77ns)   --->   "%add_ln753_7 = add i12 %a_read, i12 96" [dilithium2/poly.c:753]   --->   Operation 1420 'add' 'add_ln753_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln753_7 = zext i12 %add_ln753_7" [dilithium2/poly.c:753]   --->   Operation 1421 'zext' 'zext_ln753_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1422 [1/1] (0.00ns)   --->   "%sk_addr_113 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_7" [dilithium2/poly.c:753]   --->   Operation 1422 'getelementptr' 'sk_addr_113' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1423 [2/2] (2.77ns)   --->   "%sk_load_113 = load i12 %sk_addr_113" [dilithium2/poly.c:753]   --->   Operation 1423 'load' 'sk_load_113' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1424 [1/1] (1.77ns)   --->   "%add_ln754_7 = add i12 %a_read, i12 97" [dilithium2/poly.c:754]   --->   Operation 1424 'add' 'add_ln754_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln754_7 = zext i12 %add_ln754_7" [dilithium2/poly.c:754]   --->   Operation 1425 'zext' 'zext_ln754_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1426 [1/1] (0.00ns)   --->   "%sk_addr_114 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_7" [dilithium2/poly.c:754]   --->   Operation 1426 'getelementptr' 'sk_addr_114' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1427 [2/2] (2.77ns)   --->   "%sk_load_114 = load i12 %sk_addr_114" [dilithium2/poly.c:754]   --->   Operation 1427 'load' 'sk_load_114' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1428 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_7 = sub i14 4096, i14 %zext_ln748_7" [dilithium2/poly.c:776]   --->   Operation 1428 'sub' 'sub_ln776_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln776_7 = sext i14 %sub_ln776_7" [dilithium2/poly.c:776]   --->   Operation 1429 'sext' 'sext_ln776_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1430 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_7, i10 %r_addr_57" [dilithium2/poly.c:776]   --->   Operation 1430 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1431 [1/1] (1.80ns)   --->   "%sub_ln777_7 = sub i14 4096, i14 %zext_ln752_7" [dilithium2/poly.c:777]   --->   Operation 1431 'sub' 'sub_ln777_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln777_7 = sext i14 %sub_ln777_7" [dilithium2/poly.c:777]   --->   Operation 1432 'sext' 'sext_ln777_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1433 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_7, i10 %r_addr_58" [dilithium2/poly.c:777]   --->   Operation 1433 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 49> <Delay = 7.35>
ST_50 : Operation 1434 [1/1] (0.00ns)   --->   "%or_ln752_7 = or i10 %tmp_s, i10 59" [dilithium2/poly.c:752]   --->   Operation 1434 'or' 'or_ln752_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln752_71 = zext i10 %or_ln752_7" [dilithium2/poly.c:752]   --->   Operation 1435 'zext' 'zext_ln752_71' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1436 [1/1] (0.00ns)   --->   "%r_addr_59 = getelementptr i32 %r, i64 0, i64 %zext_ln752_71" [dilithium2/poly.c:752]   --->   Operation 1436 'getelementptr' 'r_addr_59' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_112, i32 7" [dilithium2/poly.c:752]   --->   Operation 1437 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%zext_ln752_39 = zext i1 %tmp_117" [dilithium2/poly.c:752]   --->   Operation 1438 'zext' 'zext_ln752_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1439 [1/2] (2.77ns)   --->   "%sk_load_113 = load i12 %sk_addr_113" [dilithium2/poly.c:753]   --->   Operation 1439 'load' 'sk_load_113' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_50 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%shl_ln753_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_113, i1 0" [dilithium2/poly.c:753]   --->   Operation 1440 'bitconcatenate' 'shl_ln753_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1441 [1/2] (2.77ns)   --->   "%sk_load_114 = load i12 %sk_addr_114" [dilithium2/poly.c:754]   --->   Operation 1441 'load' 'sk_load_114' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_50 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%trunc_ln755_7 = trunc i8 %sk_load_114" [dilithium2/poly.c:755]   --->   Operation 1442 'trunc' 'trunc_ln755_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%tmp_118 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_39" [dilithium2/poly.c:755]   --->   Operation 1443 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%or_ln755_37 = or i9 %tmp_118, i9 %shl_ln753_7" [dilithium2/poly.c:755]   --->   Operation 1444 'or' 'or_ln755_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%or_ln755_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_7, i9 %or_ln755_37" [dilithium2/poly.c:755]   --->   Operation 1445 'bitconcatenate' 'or_ln755_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_7)   --->   "%zext_ln757_7 = zext i13 %or_ln755_7" [dilithium2/poly.c:757]   --->   Operation 1446 'zext' 'zext_ln757_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1447 [1/1] (1.77ns)   --->   "%add_ln758_7 = add i12 %a_read, i12 98" [dilithium2/poly.c:758]   --->   Operation 1447 'add' 'add_ln758_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln758_7 = zext i12 %add_ln758_7" [dilithium2/poly.c:758]   --->   Operation 1448 'zext' 'zext_ln758_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1449 [1/1] (0.00ns)   --->   "%sk_addr_115 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_7" [dilithium2/poly.c:758]   --->   Operation 1449 'getelementptr' 'sk_addr_115' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1450 [2/2] (2.77ns)   --->   "%sk_load_115 = load i12 %sk_addr_115" [dilithium2/poly.c:758]   --->   Operation 1450 'load' 'sk_load_115' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_50 : Operation 1451 [1/1] (1.77ns)   --->   "%add_ln759_7 = add i12 %a_read, i12 99" [dilithium2/poly.c:759]   --->   Operation 1451 'add' 'add_ln759_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln759_7 = zext i12 %add_ln759_7" [dilithium2/poly.c:759]   --->   Operation 1452 'zext' 'zext_ln759_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1453 [1/1] (0.00ns)   --->   "%sk_addr_116 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_7" [dilithium2/poly.c:759]   --->   Operation 1453 'getelementptr' 'sk_addr_116' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1454 [2/2] (2.77ns)   --->   "%sk_load_116 = load i12 %sk_addr_116" [dilithium2/poly.c:759]   --->   Operation 1454 'load' 'sk_load_116' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_50 : Operation 1455 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_7 = sub i14 4096, i14 %zext_ln757_7" [dilithium2/poly.c:778]   --->   Operation 1455 'sub' 'sub_ln778_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln778_7 = sext i14 %sub_ln778_7" [dilithium2/poly.c:778]   --->   Operation 1456 'sext' 'sext_ln778_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1457 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_7, i10 %r_addr_59" [dilithium2/poly.c:778]   --->   Operation 1457 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 7.35>
ST_51 : Operation 1458 [1/1] (0.00ns)   --->   "%or_ln757_7 = or i10 %tmp_s, i10 60" [dilithium2/poly.c:757]   --->   Operation 1458 'or' 'or_ln757_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln757_71 = zext i10 %or_ln757_7" [dilithium2/poly.c:757]   --->   Operation 1459 'zext' 'zext_ln757_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1460 [1/1] (0.00ns)   --->   "%r_addr_60 = getelementptr i32 %r, i64 0, i64 %zext_ln757_71" [dilithium2/poly.c:757]   --->   Operation 1460 'getelementptr' 'r_addr_60' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%lshr_ln757_7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_114, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1461 'partselect' 'lshr_ln757_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%zext_ln757_39 = zext i4 %lshr_ln757_7" [dilithium2/poly.c:757]   --->   Operation 1462 'zext' 'zext_ln757_39' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1463 [1/2] (2.77ns)   --->   "%sk_load_115 = load i12 %sk_addr_115" [dilithium2/poly.c:758]   --->   Operation 1463 'load' 'sk_load_115' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_51 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%trunc_ln758_7 = trunc i8 %sk_load_115" [dilithium2/poly.c:758]   --->   Operation 1464 'trunc' 'trunc_ln758_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1465 [1/2] (2.77ns)   --->   "%sk_load_116 = load i12 %sk_addr_116" [dilithium2/poly.c:759]   --->   Operation 1465 'load' 'sk_load_116' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_51 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%trunc_ln760_7 = trunc i8 %sk_load_116" [dilithium2/poly.c:760]   --->   Operation 1466 'trunc' 'trunc_ln760_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%tmp_119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_39" [dilithium2/poly.c:760]   --->   Operation 1467 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%tmp_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_7, i4 0" [dilithium2/poly.c:760]   --->   Operation 1468 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%or_ln760_37 = or i9 %tmp_120, i9 %tmp_119" [dilithium2/poly.c:760]   --->   Operation 1469 'or' 'or_ln760_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%tmp_121 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_115, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1470 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%or_ln760_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_7, i3 %tmp_121, i9 %or_ln760_37" [dilithium2/poly.c:760]   --->   Operation 1471 'bitconcatenate' 'or_ln760_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_7)   --->   "%zext_ln762_7 = zext i13 %or_ln760_7" [dilithium2/poly.c:762]   --->   Operation 1472 'zext' 'zext_ln762_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1473 [1/1] (0.00ns)   --->   "%lshr_ln762_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_116, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1473 'partselect' 'lshr_ln762_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1474 [1/1] (1.77ns)   --->   "%add_ln763_7 = add i12 %a_read, i12 100" [dilithium2/poly.c:763]   --->   Operation 1474 'add' 'add_ln763_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln763_7 = zext i12 %add_ln763_7" [dilithium2/poly.c:763]   --->   Operation 1475 'zext' 'zext_ln763_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1476 [1/1] (0.00ns)   --->   "%sk_addr_117 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_7" [dilithium2/poly.c:763]   --->   Operation 1476 'getelementptr' 'sk_addr_117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1477 [2/2] (2.77ns)   --->   "%sk_load_117 = load i12 %sk_addr_117" [dilithium2/poly.c:763]   --->   Operation 1477 'load' 'sk_load_117' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_51 : Operation 1478 [1/1] (1.77ns)   --->   "%add_ln767_7 = add i12 %a_read, i12 101" [dilithium2/poly.c:767]   --->   Operation 1478 'add' 'add_ln767_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln767_7 = zext i12 %add_ln767_7" [dilithium2/poly.c:767]   --->   Operation 1479 'zext' 'zext_ln767_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1480 [1/1] (0.00ns)   --->   "%sk_addr_118 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_7" [dilithium2/poly.c:767]   --->   Operation 1480 'getelementptr' 'sk_addr_118' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1481 [2/2] (2.77ns)   --->   "%sk_load_118 = load i12 %sk_addr_118" [dilithium2/poly.c:767]   --->   Operation 1481 'load' 'sk_load_118' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_51 : Operation 1482 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_7 = sub i14 4096, i14 %zext_ln762_7" [dilithium2/poly.c:779]   --->   Operation 1482 'sub' 'sub_ln779_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln779_7 = sext i14 %sub_ln779_7" [dilithium2/poly.c:779]   --->   Operation 1483 'sext' 'sext_ln779_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1484 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_7, i10 %r_addr_60" [dilithium2/poly.c:779]   --->   Operation 1484 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 7.35>
ST_52 : Operation 1485 [1/1] (0.00ns)   --->   "%or_ln762_7 = or i10 %tmp_s, i10 61" [dilithium2/poly.c:762]   --->   Operation 1485 'or' 'or_ln762_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln762_39 = zext i10 %or_ln762_7" [dilithium2/poly.c:762]   --->   Operation 1486 'zext' 'zext_ln762_39' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1487 [1/1] (0.00ns)   --->   "%r_addr_61 = getelementptr i32 %r, i64 0, i64 %zext_ln762_39" [dilithium2/poly.c:762]   --->   Operation 1487 'getelementptr' 'r_addr_61' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1488 [1/2] (2.77ns)   --->   "%sk_load_117 = load i12 %sk_addr_117" [dilithium2/poly.c:763]   --->   Operation 1488 'load' 'sk_load_117' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_52 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln764_7 = trunc i8 %sk_load_117" [dilithium2/poly.c:764]   --->   Operation 1489 'trunc' 'trunc_ln764_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1490 [1/1] (0.00ns)   --->   "%or_ln764_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_7, i7 %lshr_ln762_7" [dilithium2/poly.c:764]   --->   Operation 1490 'bitconcatenate' 'or_ln764_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln766_7 = zext i13 %or_ln764_7" [dilithium2/poly.c:766]   --->   Operation 1491 'zext' 'zext_ln766_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1492 [1/2] (2.77ns)   --->   "%sk_load_118 = load i12 %sk_addr_118" [dilithium2/poly.c:767]   --->   Operation 1492 'load' 'sk_load_118' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_52 : Operation 1493 [1/1] (1.77ns)   --->   "%add_ln768_7 = add i12 %a_read, i12 102" [dilithium2/poly.c:768]   --->   Operation 1493 'add' 'add_ln768_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln768_7 = zext i12 %add_ln768_7" [dilithium2/poly.c:768]   --->   Operation 1494 'zext' 'zext_ln768_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1495 [1/1] (0.00ns)   --->   "%sk_addr_119 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_7" [dilithium2/poly.c:768]   --->   Operation 1495 'getelementptr' 'sk_addr_119' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1496 [2/2] (2.77ns)   --->   "%sk_load_119 = load i12 %sk_addr_119" [dilithium2/poly.c:768]   --->   Operation 1496 'load' 'sk_load_119' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_52 : Operation 1497 [1/1] (1.77ns)   --->   "%add_ln772_7 = add i12 %a_read, i12 103" [dilithium2/poly.c:772]   --->   Operation 1497 'add' 'add_ln772_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln772_7 = zext i12 %add_ln772_7" [dilithium2/poly.c:772]   --->   Operation 1498 'zext' 'zext_ln772_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1499 [1/1] (0.00ns)   --->   "%sk_addr_120 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_7" [dilithium2/poly.c:772]   --->   Operation 1499 'getelementptr' 'sk_addr_120' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1500 [2/2] (2.77ns)   --->   "%sk_load_120 = load i12 %sk_addr_120" [dilithium2/poly.c:772]   --->   Operation 1500 'load' 'sk_load_120' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_52 : Operation 1501 [1/1] (1.80ns)   --->   "%sub_ln780_7 = sub i14 4096, i14 %zext_ln766_7" [dilithium2/poly.c:780]   --->   Operation 1501 'sub' 'sub_ln780_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln780_7 = sext i14 %sub_ln780_7" [dilithium2/poly.c:780]   --->   Operation 1502 'sext' 'sext_ln780_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1503 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_7, i10 %r_addr_61" [dilithium2/poly.c:780]   --->   Operation 1503 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 7.35>
ST_53 : Operation 1504 [1/1] (0.00ns)   --->   "%or_ln766_7 = or i10 %tmp_s, i10 62" [dilithium2/poly.c:766]   --->   Operation 1504 'or' 'or_ln766_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln766_71 = zext i10 %or_ln766_7" [dilithium2/poly.c:766]   --->   Operation 1505 'zext' 'zext_ln766_71' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1506 [1/1] (0.00ns)   --->   "%r_addr_62 = getelementptr i32 %r, i64 0, i64 %zext_ln766_71" [dilithium2/poly.c:766]   --->   Operation 1506 'getelementptr' 'r_addr_62' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1507 [1/1] (0.00ns)   --->   "%or_ln771_7 = or i10 %tmp_s, i10 63" [dilithium2/poly.c:771]   --->   Operation 1507 'or' 'or_ln771_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln771_39 = zext i10 %or_ln771_7" [dilithium2/poly.c:771]   --->   Operation 1508 'zext' 'zext_ln771_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1509 [1/1] (0.00ns)   --->   "%r_addr_63 = getelementptr i32 %r, i64 0, i64 %zext_ln771_39" [dilithium2/poly.c:771]   --->   Operation 1509 'getelementptr' 'r_addr_63' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%lshr_ln766_7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_117, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1510 'partselect' 'lshr_ln766_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%zext_ln766_39 = zext i2 %lshr_ln766_7" [dilithium2/poly.c:766]   --->   Operation 1511 'zext' 'zext_ln766_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%trunc_ln767_7 = trunc i8 %sk_load_118" [dilithium2/poly.c:767]   --->   Operation 1512 'trunc' 'trunc_ln767_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1513 [1/2] (2.77ns)   --->   "%sk_load_119 = load i12 %sk_addr_119" [dilithium2/poly.c:768]   --->   Operation 1513 'load' 'sk_load_119' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_53 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%trunc_ln769_7 = trunc i8 %sk_load_119" [dilithium2/poly.c:769]   --->   Operation 1514 'trunc' 'trunc_ln769_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%tmp_122 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_39" [dilithium2/poly.c:769]   --->   Operation 1515 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%tmp_123 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_7, i2 0" [dilithium2/poly.c:769]   --->   Operation 1516 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%or_ln769_37 = or i9 %tmp_123, i9 %tmp_122" [dilithium2/poly.c:769]   --->   Operation 1517 'or' 'or_ln769_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_118, i32 7" [dilithium2/poly.c:769]   --->   Operation 1518 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%or_ln769_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_7, i1 %tmp_124, i9 %or_ln769_37" [dilithium2/poly.c:769]   --->   Operation 1519 'bitconcatenate' 'or_ln769_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_7)   --->   "%zext_ln771_7 = zext i13 %or_ln769_7" [dilithium2/poly.c:771]   --->   Operation 1520 'zext' 'zext_ln771_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1521 [1/1] (0.00ns)   --->   "%lshr_ln771_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_119, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1521 'partselect' 'lshr_ln771_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1522 [1/2] (2.77ns)   --->   "%sk_load_120 = load i12 %sk_addr_120" [dilithium2/poly.c:772]   --->   Operation 1522 'load' 'sk_load_120' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_53 : Operation 1523 [1/1] (0.00ns)   --->   "%or_ln772_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_120, i5 %lshr_ln771_7" [dilithium2/poly.c:772]   --->   Operation 1523 'bitconcatenate' 'or_ln772_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln775_7 = zext i13 %or_ln772_7" [dilithium2/poly.c:775]   --->   Operation 1524 'zext' 'zext_ln775_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1525 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_7 = sub i14 4096, i14 %zext_ln771_7" [dilithium2/poly.c:781]   --->   Operation 1525 'sub' 'sub_ln781_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln781_7 = sext i14 %sub_ln781_7" [dilithium2/poly.c:781]   --->   Operation 1526 'sext' 'sext_ln781_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1527 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_7, i10 %r_addr_62" [dilithium2/poly.c:781]   --->   Operation 1527 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1528 [1/1] (1.80ns)   --->   "%sub_ln782_7 = sub i14 4096, i14 %zext_ln775_7" [dilithium2/poly.c:782]   --->   Operation 1528 'sub' 'sub_ln782_7' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln782_7 = sext i14 %sub_ln782_7" [dilithium2/poly.c:782]   --->   Operation 1529 'sext' 'sext_ln782_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1530 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_7, i10 %r_addr_63" [dilithium2/poly.c:782]   --->   Operation 1530 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1531 [1/1] (1.77ns)   --->   "%add_ln739_7 = add i12 %a_read, i12 104" [dilithium2/poly.c:739]   --->   Operation 1531 'add' 'add_ln739_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln739_7 = zext i12 %add_ln739_7" [dilithium2/poly.c:739]   --->   Operation 1532 'zext' 'zext_ln739_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1533 [1/1] (0.00ns)   --->   "%sk_addr_121 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_7" [dilithium2/poly.c:739]   --->   Operation 1533 'getelementptr' 'sk_addr_121' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1534 [2/2] (2.77ns)   --->   "%sk_load_121 = load i12 %sk_addr_121" [dilithium2/poly.c:739]   --->   Operation 1534 'load' 'sk_load_121' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_53 : Operation 1535 [1/1] (1.77ns)   --->   "%add_ln740_8 = add i12 %a_read, i12 105" [dilithium2/poly.c:740]   --->   Operation 1535 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln740_8 = zext i12 %add_ln740_8" [dilithium2/poly.c:740]   --->   Operation 1536 'zext' 'zext_ln740_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1537 [1/1] (0.00ns)   --->   "%sk_addr_122 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_8" [dilithium2/poly.c:740]   --->   Operation 1537 'getelementptr' 'sk_addr_122' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1538 [2/2] (2.77ns)   --->   "%sk_load_122 = load i12 %sk_addr_122" [dilithium2/poly.c:740]   --->   Operation 1538 'load' 'sk_load_122' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 54 <SV = 53> <Delay = 7.35>
ST_54 : Operation 1539 [1/1] (0.00ns)   --->   "%or_ln739_7 = or i10 %tmp_s, i10 64" [dilithium2/poly.c:739]   --->   Operation 1539 'or' 'or_ln739_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln739_39 = zext i10 %or_ln739_7" [dilithium2/poly.c:739]   --->   Operation 1540 'zext' 'zext_ln739_39' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1541 [1/1] (0.00ns)   --->   "%r_addr_64 = getelementptr i32 %r, i64 0, i64 %zext_ln739_39" [dilithium2/poly.c:739]   --->   Operation 1541 'getelementptr' 'r_addr_64' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1542 [1/2] (2.77ns)   --->   "%sk_load_121 = load i12 %sk_addr_121" [dilithium2/poly.c:739]   --->   Operation 1542 'load' 'sk_load_121' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_54 : Operation 1543 [1/2] (2.77ns)   --->   "%sk_load_122 = load i12 %sk_addr_122" [dilithium2/poly.c:740]   --->   Operation 1543 'load' 'sk_load_122' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_54 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln741_8 = trunc i8 %sk_load_122" [dilithium2/poly.c:741]   --->   Operation 1544 'trunc' 'trunc_ln741_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_8, i8 %sk_load_121" [dilithium2/poly.c:741]   --->   Operation 1545 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln743_8 = zext i13 %tmp_16" [dilithium2/poly.c:743]   --->   Operation 1546 'zext' 'zext_ln743_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1547 [1/1] (1.77ns)   --->   "%add_ln744_8 = add i12 %a_read, i12 106" [dilithium2/poly.c:744]   --->   Operation 1547 'add' 'add_ln744_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln744_8 = zext i12 %add_ln744_8" [dilithium2/poly.c:744]   --->   Operation 1548 'zext' 'zext_ln744_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1549 [1/1] (0.00ns)   --->   "%sk_addr_123 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_8" [dilithium2/poly.c:744]   --->   Operation 1549 'getelementptr' 'sk_addr_123' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1550 [2/2] (2.77ns)   --->   "%sk_load_123 = load i12 %sk_addr_123" [dilithium2/poly.c:744]   --->   Operation 1550 'load' 'sk_load_123' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_54 : Operation 1551 [1/1] (1.77ns)   --->   "%add_ln745_8 = add i12 %a_read, i12 107" [dilithium2/poly.c:745]   --->   Operation 1551 'add' 'add_ln745_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln745_8 = zext i12 %add_ln745_8" [dilithium2/poly.c:745]   --->   Operation 1552 'zext' 'zext_ln745_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1553 [1/1] (0.00ns)   --->   "%sk_addr_124 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_8" [dilithium2/poly.c:745]   --->   Operation 1553 'getelementptr' 'sk_addr_124' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1554 [2/2] (2.77ns)   --->   "%sk_load_124 = load i12 %sk_addr_124" [dilithium2/poly.c:745]   --->   Operation 1554 'load' 'sk_load_124' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_54 : Operation 1555 [1/1] (1.80ns)   --->   "%sub_ln775_8 = sub i14 4096, i14 %zext_ln743_8" [dilithium2/poly.c:775]   --->   Operation 1555 'sub' 'sub_ln775_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln775_8 = sext i14 %sub_ln775_8" [dilithium2/poly.c:775]   --->   Operation 1556 'sext' 'sext_ln775_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1557 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_8, i10 %r_addr_64" [dilithium2/poly.c:775]   --->   Operation 1557 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 54> <Delay = 7.35>
ST_55 : Operation 1558 [1/1] (0.00ns)   --->   "%or_ln743_8 = or i10 %tmp_s, i10 65" [dilithium2/poly.c:743]   --->   Operation 1558 'or' 'or_ln743_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln743_72 = zext i10 %or_ln743_8" [dilithium2/poly.c:743]   --->   Operation 1559 'zext' 'zext_ln743_72' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1560 [1/1] (0.00ns)   --->   "%r_addr_65 = getelementptr i32 %r, i64 0, i64 %zext_ln743_72" [dilithium2/poly.c:743]   --->   Operation 1560 'getelementptr' 'r_addr_65' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%lshr_ln743_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_122, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1561 'partselect' 'lshr_ln743_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%zext_ln743_40 = zext i3 %lshr_ln743_8" [dilithium2/poly.c:743]   --->   Operation 1562 'zext' 'zext_ln743_40' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1563 [1/2] (2.77ns)   --->   "%sk_load_123 = load i12 %sk_addr_123" [dilithium2/poly.c:744]   --->   Operation 1563 'load' 'sk_load_123' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_55 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%trunc_ln744_8 = trunc i8 %sk_load_123" [dilithium2/poly.c:744]   --->   Operation 1564 'trunc' 'trunc_ln744_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1565 [1/2] (2.77ns)   --->   "%sk_load_124 = load i12 %sk_addr_124" [dilithium2/poly.c:745]   --->   Operation 1565 'load' 'sk_load_124' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_55 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%trunc_ln746_8 = trunc i8 %sk_load_124" [dilithium2/poly.c:746]   --->   Operation 1566 'trunc' 'trunc_ln746_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%tmp_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_40" [dilithium2/poly.c:746]   --->   Operation 1567 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%tmp_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_8, i3 0" [dilithium2/poly.c:746]   --->   Operation 1568 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%or_ln746_38 = or i9 %tmp_126, i9 %tmp_125" [dilithium2/poly.c:746]   --->   Operation 1569 'or' 'or_ln746_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%tmp_127 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_123, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1570 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%or_ln746_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_8, i2 %tmp_127, i9 %or_ln746_38" [dilithium2/poly.c:746]   --->   Operation 1571 'bitconcatenate' 'or_ln746_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_8)   --->   "%zext_ln748_8 = zext i13 %or_ln746_8" [dilithium2/poly.c:748]   --->   Operation 1572 'zext' 'zext_ln748_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1573 [1/1] (0.00ns)   --->   "%lshr_ln748_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_124, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1573 'partselect' 'lshr_ln748_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1574 [1/1] (1.77ns)   --->   "%add_ln749_8 = add i12 %a_read, i12 108" [dilithium2/poly.c:749]   --->   Operation 1574 'add' 'add_ln749_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln749_8 = zext i12 %add_ln749_8" [dilithium2/poly.c:749]   --->   Operation 1575 'zext' 'zext_ln749_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1576 [1/1] (0.00ns)   --->   "%sk_addr_125 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_8" [dilithium2/poly.c:749]   --->   Operation 1576 'getelementptr' 'sk_addr_125' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1577 [2/2] (2.77ns)   --->   "%sk_load_125 = load i12 %sk_addr_125" [dilithium2/poly.c:749]   --->   Operation 1577 'load' 'sk_load_125' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_55 : Operation 1578 [1/1] (1.77ns)   --->   "%add_ln753_8 = add i12 %a_read, i12 109" [dilithium2/poly.c:753]   --->   Operation 1578 'add' 'add_ln753_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln753_8 = zext i12 %add_ln753_8" [dilithium2/poly.c:753]   --->   Operation 1579 'zext' 'zext_ln753_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1580 [1/1] (0.00ns)   --->   "%sk_addr_126 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_8" [dilithium2/poly.c:753]   --->   Operation 1580 'getelementptr' 'sk_addr_126' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1581 [2/2] (2.77ns)   --->   "%sk_load_126 = load i12 %sk_addr_126" [dilithium2/poly.c:753]   --->   Operation 1581 'load' 'sk_load_126' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_55 : Operation 1582 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_8 = sub i14 4096, i14 %zext_ln748_8" [dilithium2/poly.c:776]   --->   Operation 1582 'sub' 'sub_ln776_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln776_8 = sext i14 %sub_ln776_8" [dilithium2/poly.c:776]   --->   Operation 1583 'sext' 'sext_ln776_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1584 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_8, i10 %r_addr_65" [dilithium2/poly.c:776]   --->   Operation 1584 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 55> <Delay = 7.35>
ST_56 : Operation 1585 [1/1] (0.00ns)   --->   "%or_ln748_8 = or i10 %tmp_s, i10 66" [dilithium2/poly.c:748]   --->   Operation 1585 'or' 'or_ln748_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln748_40 = zext i10 %or_ln748_8" [dilithium2/poly.c:748]   --->   Operation 1586 'zext' 'zext_ln748_40' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1587 [1/1] (0.00ns)   --->   "%r_addr_66 = getelementptr i32 %r, i64 0, i64 %zext_ln748_40" [dilithium2/poly.c:748]   --->   Operation 1587 'getelementptr' 'r_addr_66' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1588 [1/2] (2.77ns)   --->   "%sk_load_125 = load i12 %sk_addr_125" [dilithium2/poly.c:749]   --->   Operation 1588 'load' 'sk_load_125' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_56 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln750_8 = trunc i8 %sk_load_125" [dilithium2/poly.c:750]   --->   Operation 1589 'trunc' 'trunc_ln750_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1590 [1/1] (0.00ns)   --->   "%or_ln750_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_8, i6 %lshr_ln748_8" [dilithium2/poly.c:750]   --->   Operation 1590 'bitconcatenate' 'or_ln750_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln752_8 = zext i13 %or_ln750_8" [dilithium2/poly.c:752]   --->   Operation 1591 'zext' 'zext_ln752_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1592 [1/2] (2.77ns)   --->   "%sk_load_126 = load i12 %sk_addr_126" [dilithium2/poly.c:753]   --->   Operation 1592 'load' 'sk_load_126' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_56 : Operation 1593 [1/1] (1.77ns)   --->   "%add_ln754_8 = add i12 %a_read, i12 110" [dilithium2/poly.c:754]   --->   Operation 1593 'add' 'add_ln754_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln754_8 = zext i12 %add_ln754_8" [dilithium2/poly.c:754]   --->   Operation 1594 'zext' 'zext_ln754_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1595 [1/1] (0.00ns)   --->   "%sk_addr_127 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_8" [dilithium2/poly.c:754]   --->   Operation 1595 'getelementptr' 'sk_addr_127' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1596 [2/2] (2.77ns)   --->   "%sk_load_127 = load i12 %sk_addr_127" [dilithium2/poly.c:754]   --->   Operation 1596 'load' 'sk_load_127' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_56 : Operation 1597 [1/1] (1.77ns)   --->   "%add_ln758_8 = add i12 %a_read, i12 111" [dilithium2/poly.c:758]   --->   Operation 1597 'add' 'add_ln758_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln758_8 = zext i12 %add_ln758_8" [dilithium2/poly.c:758]   --->   Operation 1598 'zext' 'zext_ln758_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1599 [1/1] (0.00ns)   --->   "%sk_addr_128 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_8" [dilithium2/poly.c:758]   --->   Operation 1599 'getelementptr' 'sk_addr_128' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1600 [2/2] (2.77ns)   --->   "%sk_load_128 = load i12 %sk_addr_128" [dilithium2/poly.c:758]   --->   Operation 1600 'load' 'sk_load_128' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_56 : Operation 1601 [1/1] (1.80ns)   --->   "%sub_ln777_8 = sub i14 4096, i14 %zext_ln752_8" [dilithium2/poly.c:777]   --->   Operation 1601 'sub' 'sub_ln777_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln777_8 = sext i14 %sub_ln777_8" [dilithium2/poly.c:777]   --->   Operation 1602 'sext' 'sext_ln777_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1603 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_8, i10 %r_addr_66" [dilithium2/poly.c:777]   --->   Operation 1603 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 56> <Delay = 7.35>
ST_57 : Operation 1604 [1/1] (0.00ns)   --->   "%or_ln752_8 = or i10 %tmp_s, i10 67" [dilithium2/poly.c:752]   --->   Operation 1604 'or' 'or_ln752_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln752_72 = zext i10 %or_ln752_8" [dilithium2/poly.c:752]   --->   Operation 1605 'zext' 'zext_ln752_72' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1606 [1/1] (0.00ns)   --->   "%r_addr_67 = getelementptr i32 %r, i64 0, i64 %zext_ln752_72" [dilithium2/poly.c:752]   --->   Operation 1606 'getelementptr' 'r_addr_67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_125, i32 7" [dilithium2/poly.c:752]   --->   Operation 1607 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%zext_ln752_40 = zext i1 %tmp_128" [dilithium2/poly.c:752]   --->   Operation 1608 'zext' 'zext_ln752_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%shl_ln753_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_126, i1 0" [dilithium2/poly.c:753]   --->   Operation 1609 'bitconcatenate' 'shl_ln753_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1610 [1/2] (2.77ns)   --->   "%sk_load_127 = load i12 %sk_addr_127" [dilithium2/poly.c:754]   --->   Operation 1610 'load' 'sk_load_127' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_57 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%trunc_ln755_8 = trunc i8 %sk_load_127" [dilithium2/poly.c:755]   --->   Operation 1611 'trunc' 'trunc_ln755_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%tmp_129 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_40" [dilithium2/poly.c:755]   --->   Operation 1612 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%or_ln755_38 = or i9 %tmp_129, i9 %shl_ln753_8" [dilithium2/poly.c:755]   --->   Operation 1613 'or' 'or_ln755_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%or_ln755_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_8, i9 %or_ln755_38" [dilithium2/poly.c:755]   --->   Operation 1614 'bitconcatenate' 'or_ln755_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_8)   --->   "%zext_ln757_8 = zext i13 %or_ln755_8" [dilithium2/poly.c:757]   --->   Operation 1615 'zext' 'zext_ln757_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1616 [1/2] (2.77ns)   --->   "%sk_load_128 = load i12 %sk_addr_128" [dilithium2/poly.c:758]   --->   Operation 1616 'load' 'sk_load_128' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_57 : Operation 1617 [1/1] (1.77ns)   --->   "%add_ln759_8 = add i12 %a_read, i12 112" [dilithium2/poly.c:759]   --->   Operation 1617 'add' 'add_ln759_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln759_8 = zext i12 %add_ln759_8" [dilithium2/poly.c:759]   --->   Operation 1618 'zext' 'zext_ln759_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1619 [1/1] (0.00ns)   --->   "%sk_addr_129 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_8" [dilithium2/poly.c:759]   --->   Operation 1619 'getelementptr' 'sk_addr_129' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1620 [2/2] (2.77ns)   --->   "%sk_load_129 = load i12 %sk_addr_129" [dilithium2/poly.c:759]   --->   Operation 1620 'load' 'sk_load_129' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_57 : Operation 1621 [1/1] (1.77ns)   --->   "%add_ln763_8 = add i12 %a_read, i12 113" [dilithium2/poly.c:763]   --->   Operation 1621 'add' 'add_ln763_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln763_8 = zext i12 %add_ln763_8" [dilithium2/poly.c:763]   --->   Operation 1622 'zext' 'zext_ln763_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1623 [1/1] (0.00ns)   --->   "%sk_addr_130 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_8" [dilithium2/poly.c:763]   --->   Operation 1623 'getelementptr' 'sk_addr_130' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1624 [2/2] (2.77ns)   --->   "%sk_load_130 = load i12 %sk_addr_130" [dilithium2/poly.c:763]   --->   Operation 1624 'load' 'sk_load_130' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_57 : Operation 1625 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_8 = sub i14 4096, i14 %zext_ln757_8" [dilithium2/poly.c:778]   --->   Operation 1625 'sub' 'sub_ln778_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln778_8 = sext i14 %sub_ln778_8" [dilithium2/poly.c:778]   --->   Operation 1626 'sext' 'sext_ln778_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1627 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_8, i10 %r_addr_67" [dilithium2/poly.c:778]   --->   Operation 1627 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 57> <Delay = 7.35>
ST_58 : Operation 1628 [1/1] (0.00ns)   --->   "%or_ln757_8 = or i10 %tmp_s, i10 68" [dilithium2/poly.c:757]   --->   Operation 1628 'or' 'or_ln757_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln757_72 = zext i10 %or_ln757_8" [dilithium2/poly.c:757]   --->   Operation 1629 'zext' 'zext_ln757_72' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1630 [1/1] (0.00ns)   --->   "%r_addr_68 = getelementptr i32 %r, i64 0, i64 %zext_ln757_72" [dilithium2/poly.c:757]   --->   Operation 1630 'getelementptr' 'r_addr_68' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1631 [1/1] (0.00ns)   --->   "%or_ln762_8 = or i10 %tmp_s, i10 69" [dilithium2/poly.c:762]   --->   Operation 1631 'or' 'or_ln762_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln762_40 = zext i10 %or_ln762_8" [dilithium2/poly.c:762]   --->   Operation 1632 'zext' 'zext_ln762_40' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1633 [1/1] (0.00ns)   --->   "%r_addr_69 = getelementptr i32 %r, i64 0, i64 %zext_ln762_40" [dilithium2/poly.c:762]   --->   Operation 1633 'getelementptr' 'r_addr_69' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%lshr_ln757_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_127, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1634 'partselect' 'lshr_ln757_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%zext_ln757_40 = zext i4 %lshr_ln757_8" [dilithium2/poly.c:757]   --->   Operation 1635 'zext' 'zext_ln757_40' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%trunc_ln758_8 = trunc i8 %sk_load_128" [dilithium2/poly.c:758]   --->   Operation 1636 'trunc' 'trunc_ln758_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1637 [1/2] (2.77ns)   --->   "%sk_load_129 = load i12 %sk_addr_129" [dilithium2/poly.c:759]   --->   Operation 1637 'load' 'sk_load_129' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_58 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%trunc_ln760_8 = trunc i8 %sk_load_129" [dilithium2/poly.c:760]   --->   Operation 1638 'trunc' 'trunc_ln760_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%tmp_130 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_40" [dilithium2/poly.c:760]   --->   Operation 1639 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%tmp_131 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_8, i4 0" [dilithium2/poly.c:760]   --->   Operation 1640 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%or_ln760_38 = or i9 %tmp_131, i9 %tmp_130" [dilithium2/poly.c:760]   --->   Operation 1641 'or' 'or_ln760_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_128, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1642 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%or_ln760_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_8, i3 %tmp_132, i9 %or_ln760_38" [dilithium2/poly.c:760]   --->   Operation 1643 'bitconcatenate' 'or_ln760_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_8)   --->   "%zext_ln762_8 = zext i13 %or_ln760_8" [dilithium2/poly.c:762]   --->   Operation 1644 'zext' 'zext_ln762_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1645 [1/1] (0.00ns)   --->   "%lshr_ln762_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_129, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1645 'partselect' 'lshr_ln762_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1646 [1/2] (2.77ns)   --->   "%sk_load_130 = load i12 %sk_addr_130" [dilithium2/poly.c:763]   --->   Operation 1646 'load' 'sk_load_130' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_58 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln764_8 = trunc i8 %sk_load_130" [dilithium2/poly.c:764]   --->   Operation 1647 'trunc' 'trunc_ln764_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1648 [1/1] (0.00ns)   --->   "%or_ln764_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_8, i7 %lshr_ln762_8" [dilithium2/poly.c:764]   --->   Operation 1648 'bitconcatenate' 'or_ln764_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln766_8 = zext i13 %or_ln764_8" [dilithium2/poly.c:766]   --->   Operation 1649 'zext' 'zext_ln766_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1650 [1/1] (1.77ns)   --->   "%add_ln767_8 = add i12 %a_read, i12 114" [dilithium2/poly.c:767]   --->   Operation 1650 'add' 'add_ln767_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln767_8 = zext i12 %add_ln767_8" [dilithium2/poly.c:767]   --->   Operation 1651 'zext' 'zext_ln767_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1652 [1/1] (0.00ns)   --->   "%sk_addr_131 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_8" [dilithium2/poly.c:767]   --->   Operation 1652 'getelementptr' 'sk_addr_131' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1653 [2/2] (2.77ns)   --->   "%sk_load_131 = load i12 %sk_addr_131" [dilithium2/poly.c:767]   --->   Operation 1653 'load' 'sk_load_131' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_58 : Operation 1654 [1/1] (1.77ns)   --->   "%add_ln768_8 = add i12 %a_read, i12 115" [dilithium2/poly.c:768]   --->   Operation 1654 'add' 'add_ln768_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln768_8 = zext i12 %add_ln768_8" [dilithium2/poly.c:768]   --->   Operation 1655 'zext' 'zext_ln768_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1656 [1/1] (0.00ns)   --->   "%sk_addr_132 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_8" [dilithium2/poly.c:768]   --->   Operation 1656 'getelementptr' 'sk_addr_132' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1657 [2/2] (2.77ns)   --->   "%sk_load_132 = load i12 %sk_addr_132" [dilithium2/poly.c:768]   --->   Operation 1657 'load' 'sk_load_132' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_58 : Operation 1658 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_8 = sub i14 4096, i14 %zext_ln762_8" [dilithium2/poly.c:779]   --->   Operation 1658 'sub' 'sub_ln779_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln779_8 = sext i14 %sub_ln779_8" [dilithium2/poly.c:779]   --->   Operation 1659 'sext' 'sext_ln779_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1660 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_8, i10 %r_addr_68" [dilithium2/poly.c:779]   --->   Operation 1660 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1661 [1/1] (1.80ns)   --->   "%sub_ln780_8 = sub i14 4096, i14 %zext_ln766_8" [dilithium2/poly.c:780]   --->   Operation 1661 'sub' 'sub_ln780_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln780_8 = sext i14 %sub_ln780_8" [dilithium2/poly.c:780]   --->   Operation 1662 'sext' 'sext_ln780_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1663 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_8, i10 %r_addr_69" [dilithium2/poly.c:780]   --->   Operation 1663 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 58> <Delay = 7.35>
ST_59 : Operation 1664 [1/1] (0.00ns)   --->   "%or_ln766_8 = or i10 %tmp_s, i10 70" [dilithium2/poly.c:766]   --->   Operation 1664 'or' 'or_ln766_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln766_72 = zext i10 %or_ln766_8" [dilithium2/poly.c:766]   --->   Operation 1665 'zext' 'zext_ln766_72' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1666 [1/1] (0.00ns)   --->   "%r_addr_70 = getelementptr i32 %r, i64 0, i64 %zext_ln766_72" [dilithium2/poly.c:766]   --->   Operation 1666 'getelementptr' 'r_addr_70' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%lshr_ln766_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_130, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1667 'partselect' 'lshr_ln766_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%zext_ln766_40 = zext i2 %lshr_ln766_8" [dilithium2/poly.c:766]   --->   Operation 1668 'zext' 'zext_ln766_40' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1669 [1/2] (2.77ns)   --->   "%sk_load_131 = load i12 %sk_addr_131" [dilithium2/poly.c:767]   --->   Operation 1669 'load' 'sk_load_131' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_59 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%trunc_ln767_8 = trunc i8 %sk_load_131" [dilithium2/poly.c:767]   --->   Operation 1670 'trunc' 'trunc_ln767_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1671 [1/2] (2.77ns)   --->   "%sk_load_132 = load i12 %sk_addr_132" [dilithium2/poly.c:768]   --->   Operation 1671 'load' 'sk_load_132' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_59 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%trunc_ln769_8 = trunc i8 %sk_load_132" [dilithium2/poly.c:769]   --->   Operation 1672 'trunc' 'trunc_ln769_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%tmp_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_40" [dilithium2/poly.c:769]   --->   Operation 1673 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%tmp_134 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_8, i2 0" [dilithium2/poly.c:769]   --->   Operation 1674 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%or_ln769_38 = or i9 %tmp_134, i9 %tmp_133" [dilithium2/poly.c:769]   --->   Operation 1675 'or' 'or_ln769_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_131, i32 7" [dilithium2/poly.c:769]   --->   Operation 1676 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%or_ln769_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_8, i1 %tmp_135, i9 %or_ln769_38" [dilithium2/poly.c:769]   --->   Operation 1677 'bitconcatenate' 'or_ln769_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_8)   --->   "%zext_ln771_8 = zext i13 %or_ln769_8" [dilithium2/poly.c:771]   --->   Operation 1678 'zext' 'zext_ln771_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1679 [1/1] (0.00ns)   --->   "%lshr_ln771_8 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_132, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1679 'partselect' 'lshr_ln771_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1680 [1/1] (1.77ns)   --->   "%add_ln772_8 = add i12 %a_read, i12 116" [dilithium2/poly.c:772]   --->   Operation 1680 'add' 'add_ln772_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln772_8 = zext i12 %add_ln772_8" [dilithium2/poly.c:772]   --->   Operation 1681 'zext' 'zext_ln772_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1682 [1/1] (0.00ns)   --->   "%sk_addr_133 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_8" [dilithium2/poly.c:772]   --->   Operation 1682 'getelementptr' 'sk_addr_133' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1683 [2/2] (2.77ns)   --->   "%sk_load_133 = load i12 %sk_addr_133" [dilithium2/poly.c:772]   --->   Operation 1683 'load' 'sk_load_133' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_59 : Operation 1684 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_8 = sub i14 4096, i14 %zext_ln771_8" [dilithium2/poly.c:781]   --->   Operation 1684 'sub' 'sub_ln781_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln781_8 = sext i14 %sub_ln781_8" [dilithium2/poly.c:781]   --->   Operation 1685 'sext' 'sext_ln781_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1686 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_8, i10 %r_addr_70" [dilithium2/poly.c:781]   --->   Operation 1686 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1687 [1/1] (1.77ns)   --->   "%add_ln739_8 = add i12 %a_read, i12 117" [dilithium2/poly.c:739]   --->   Operation 1687 'add' 'add_ln739_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln739_8 = zext i12 %add_ln739_8" [dilithium2/poly.c:739]   --->   Operation 1688 'zext' 'zext_ln739_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1689 [1/1] (0.00ns)   --->   "%sk_addr_134 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_8" [dilithium2/poly.c:739]   --->   Operation 1689 'getelementptr' 'sk_addr_134' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1690 [2/2] (2.77ns)   --->   "%sk_load_134 = load i12 %sk_addr_134" [dilithium2/poly.c:739]   --->   Operation 1690 'load' 'sk_load_134' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 60 <SV = 59> <Delay = 7.35>
ST_60 : Operation 1691 [1/1] (0.00ns)   --->   "%or_ln771_8 = or i10 %tmp_s, i10 71" [dilithium2/poly.c:771]   --->   Operation 1691 'or' 'or_ln771_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln771_40 = zext i10 %or_ln771_8" [dilithium2/poly.c:771]   --->   Operation 1692 'zext' 'zext_ln771_40' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1693 [1/1] (0.00ns)   --->   "%r_addr_71 = getelementptr i32 %r, i64 0, i64 %zext_ln771_40" [dilithium2/poly.c:771]   --->   Operation 1693 'getelementptr' 'r_addr_71' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1694 [1/2] (2.77ns)   --->   "%sk_load_133 = load i12 %sk_addr_133" [dilithium2/poly.c:772]   --->   Operation 1694 'load' 'sk_load_133' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_60 : Operation 1695 [1/1] (0.00ns)   --->   "%or_ln772_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_133, i5 %lshr_ln771_8" [dilithium2/poly.c:772]   --->   Operation 1695 'bitconcatenate' 'or_ln772_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln775_8 = zext i13 %or_ln772_8" [dilithium2/poly.c:775]   --->   Operation 1696 'zext' 'zext_ln775_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1697 [1/1] (1.80ns)   --->   "%sub_ln782_8 = sub i14 4096, i14 %zext_ln775_8" [dilithium2/poly.c:782]   --->   Operation 1697 'sub' 'sub_ln782_8' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln782_8 = sext i14 %sub_ln782_8" [dilithium2/poly.c:782]   --->   Operation 1698 'sext' 'sext_ln782_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1699 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_8, i10 %r_addr_71" [dilithium2/poly.c:782]   --->   Operation 1699 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1700 [1/2] (2.77ns)   --->   "%sk_load_134 = load i12 %sk_addr_134" [dilithium2/poly.c:739]   --->   Operation 1700 'load' 'sk_load_134' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_60 : Operation 1701 [1/1] (1.77ns)   --->   "%add_ln740_9 = add i12 %a_read, i12 118" [dilithium2/poly.c:740]   --->   Operation 1701 'add' 'add_ln740_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln740_9 = zext i12 %add_ln740_9" [dilithium2/poly.c:740]   --->   Operation 1702 'zext' 'zext_ln740_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1703 [1/1] (0.00ns)   --->   "%sk_addr_135 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_9" [dilithium2/poly.c:740]   --->   Operation 1703 'getelementptr' 'sk_addr_135' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1704 [2/2] (2.77ns)   --->   "%sk_load_135 = load i12 %sk_addr_135" [dilithium2/poly.c:740]   --->   Operation 1704 'load' 'sk_load_135' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_60 : Operation 1705 [1/1] (1.77ns)   --->   "%add_ln744_9 = add i12 %a_read, i12 119" [dilithium2/poly.c:744]   --->   Operation 1705 'add' 'add_ln744_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln744_9 = zext i12 %add_ln744_9" [dilithium2/poly.c:744]   --->   Operation 1706 'zext' 'zext_ln744_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1707 [1/1] (0.00ns)   --->   "%sk_addr_136 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_9" [dilithium2/poly.c:744]   --->   Operation 1707 'getelementptr' 'sk_addr_136' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1708 [2/2] (2.77ns)   --->   "%sk_load_136 = load i12 %sk_addr_136" [dilithium2/poly.c:744]   --->   Operation 1708 'load' 'sk_load_136' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 61 <SV = 60> <Delay = 7.35>
ST_61 : Operation 1709 [1/1] (0.00ns)   --->   "%or_ln739_8 = or i10 %tmp_s, i10 72" [dilithium2/poly.c:739]   --->   Operation 1709 'or' 'or_ln739_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln739_40 = zext i10 %or_ln739_8" [dilithium2/poly.c:739]   --->   Operation 1710 'zext' 'zext_ln739_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1711 [1/1] (0.00ns)   --->   "%r_addr_72 = getelementptr i32 %r, i64 0, i64 %zext_ln739_40" [dilithium2/poly.c:739]   --->   Operation 1711 'getelementptr' 'r_addr_72' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1712 [1/2] (2.77ns)   --->   "%sk_load_135 = load i12 %sk_addr_135" [dilithium2/poly.c:740]   --->   Operation 1712 'load' 'sk_load_135' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_61 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln741_9 = trunc i8 %sk_load_135" [dilithium2/poly.c:741]   --->   Operation 1713 'trunc' 'trunc_ln741_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_9, i8 %sk_load_134" [dilithium2/poly.c:741]   --->   Operation 1714 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln743_9 = zext i13 %tmp_18" [dilithium2/poly.c:743]   --->   Operation 1715 'zext' 'zext_ln743_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1716 [1/2] (2.77ns)   --->   "%sk_load_136 = load i12 %sk_addr_136" [dilithium2/poly.c:744]   --->   Operation 1716 'load' 'sk_load_136' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_61 : Operation 1717 [1/1] (1.77ns)   --->   "%add_ln745_9 = add i12 %a_read, i12 120" [dilithium2/poly.c:745]   --->   Operation 1717 'add' 'add_ln745_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln745_9 = zext i12 %add_ln745_9" [dilithium2/poly.c:745]   --->   Operation 1718 'zext' 'zext_ln745_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1719 [1/1] (0.00ns)   --->   "%sk_addr_137 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_9" [dilithium2/poly.c:745]   --->   Operation 1719 'getelementptr' 'sk_addr_137' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1720 [2/2] (2.77ns)   --->   "%sk_load_137 = load i12 %sk_addr_137" [dilithium2/poly.c:745]   --->   Operation 1720 'load' 'sk_load_137' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_61 : Operation 1721 [1/1] (1.77ns)   --->   "%add_ln749_9 = add i12 %a_read, i12 121" [dilithium2/poly.c:749]   --->   Operation 1721 'add' 'add_ln749_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln749_9 = zext i12 %add_ln749_9" [dilithium2/poly.c:749]   --->   Operation 1722 'zext' 'zext_ln749_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1723 [1/1] (0.00ns)   --->   "%sk_addr_138 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_9" [dilithium2/poly.c:749]   --->   Operation 1723 'getelementptr' 'sk_addr_138' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1724 [2/2] (2.77ns)   --->   "%sk_load_138 = load i12 %sk_addr_138" [dilithium2/poly.c:749]   --->   Operation 1724 'load' 'sk_load_138' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_61 : Operation 1725 [1/1] (1.80ns)   --->   "%sub_ln775_9 = sub i14 4096, i14 %zext_ln743_9" [dilithium2/poly.c:775]   --->   Operation 1725 'sub' 'sub_ln775_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln775_9 = sext i14 %sub_ln775_9" [dilithium2/poly.c:775]   --->   Operation 1726 'sext' 'sext_ln775_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1727 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_9, i10 %r_addr_72" [dilithium2/poly.c:775]   --->   Operation 1727 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 62 <SV = 61> <Delay = 7.35>
ST_62 : Operation 1728 [1/1] (0.00ns)   --->   "%or_ln743_9 = or i10 %tmp_s, i10 73" [dilithium2/poly.c:743]   --->   Operation 1728 'or' 'or_ln743_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln743_73 = zext i10 %or_ln743_9" [dilithium2/poly.c:743]   --->   Operation 1729 'zext' 'zext_ln743_73' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1730 [1/1] (0.00ns)   --->   "%r_addr_73 = getelementptr i32 %r, i64 0, i64 %zext_ln743_73" [dilithium2/poly.c:743]   --->   Operation 1730 'getelementptr' 'r_addr_73' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1731 [1/1] (0.00ns)   --->   "%or_ln748_9 = or i10 %tmp_s, i10 74" [dilithium2/poly.c:748]   --->   Operation 1731 'or' 'or_ln748_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln748_41 = zext i10 %or_ln748_9" [dilithium2/poly.c:748]   --->   Operation 1732 'zext' 'zext_ln748_41' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1733 [1/1] (0.00ns)   --->   "%r_addr_74 = getelementptr i32 %r, i64 0, i64 %zext_ln748_41" [dilithium2/poly.c:748]   --->   Operation 1733 'getelementptr' 'r_addr_74' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%lshr_ln743_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_135, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1734 'partselect' 'lshr_ln743_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%zext_ln743_41 = zext i3 %lshr_ln743_9" [dilithium2/poly.c:743]   --->   Operation 1735 'zext' 'zext_ln743_41' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%trunc_ln744_9 = trunc i8 %sk_load_136" [dilithium2/poly.c:744]   --->   Operation 1736 'trunc' 'trunc_ln744_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1737 [1/2] (2.77ns)   --->   "%sk_load_137 = load i12 %sk_addr_137" [dilithium2/poly.c:745]   --->   Operation 1737 'load' 'sk_load_137' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_62 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%trunc_ln746_9 = trunc i8 %sk_load_137" [dilithium2/poly.c:746]   --->   Operation 1738 'trunc' 'trunc_ln746_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%tmp_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_41" [dilithium2/poly.c:746]   --->   Operation 1739 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%tmp_137 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_9, i3 0" [dilithium2/poly.c:746]   --->   Operation 1740 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%or_ln746_39 = or i9 %tmp_137, i9 %tmp_136" [dilithium2/poly.c:746]   --->   Operation 1741 'or' 'or_ln746_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_136, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1742 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%or_ln746_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_9, i2 %tmp_138, i9 %or_ln746_39" [dilithium2/poly.c:746]   --->   Operation 1743 'bitconcatenate' 'or_ln746_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_9)   --->   "%zext_ln748_9 = zext i13 %or_ln746_9" [dilithium2/poly.c:748]   --->   Operation 1744 'zext' 'zext_ln748_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1745 [1/1] (0.00ns)   --->   "%lshr_ln748_9 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_137, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1745 'partselect' 'lshr_ln748_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1746 [1/2] (2.77ns)   --->   "%sk_load_138 = load i12 %sk_addr_138" [dilithium2/poly.c:749]   --->   Operation 1746 'load' 'sk_load_138' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_62 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln750_9 = trunc i8 %sk_load_138" [dilithium2/poly.c:750]   --->   Operation 1747 'trunc' 'trunc_ln750_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1748 [1/1] (0.00ns)   --->   "%or_ln750_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_9, i6 %lshr_ln748_9" [dilithium2/poly.c:750]   --->   Operation 1748 'bitconcatenate' 'or_ln750_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln752_9 = zext i13 %or_ln750_9" [dilithium2/poly.c:752]   --->   Operation 1749 'zext' 'zext_ln752_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1750 [1/1] (1.77ns)   --->   "%add_ln753_9 = add i12 %a_read, i12 122" [dilithium2/poly.c:753]   --->   Operation 1750 'add' 'add_ln753_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln753_9 = zext i12 %add_ln753_9" [dilithium2/poly.c:753]   --->   Operation 1751 'zext' 'zext_ln753_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1752 [1/1] (0.00ns)   --->   "%sk_addr_139 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_9" [dilithium2/poly.c:753]   --->   Operation 1752 'getelementptr' 'sk_addr_139' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1753 [2/2] (2.77ns)   --->   "%sk_load_139 = load i12 %sk_addr_139" [dilithium2/poly.c:753]   --->   Operation 1753 'load' 'sk_load_139' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_62 : Operation 1754 [1/1] (1.77ns)   --->   "%add_ln754_9 = add i12 %a_read, i12 123" [dilithium2/poly.c:754]   --->   Operation 1754 'add' 'add_ln754_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln754_9 = zext i12 %add_ln754_9" [dilithium2/poly.c:754]   --->   Operation 1755 'zext' 'zext_ln754_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1756 [1/1] (0.00ns)   --->   "%sk_addr_140 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_9" [dilithium2/poly.c:754]   --->   Operation 1756 'getelementptr' 'sk_addr_140' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1757 [2/2] (2.77ns)   --->   "%sk_load_140 = load i12 %sk_addr_140" [dilithium2/poly.c:754]   --->   Operation 1757 'load' 'sk_load_140' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_62 : Operation 1758 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_9 = sub i14 4096, i14 %zext_ln748_9" [dilithium2/poly.c:776]   --->   Operation 1758 'sub' 'sub_ln776_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln776_9 = sext i14 %sub_ln776_9" [dilithium2/poly.c:776]   --->   Operation 1759 'sext' 'sext_ln776_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1760 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_9, i10 %r_addr_73" [dilithium2/poly.c:776]   --->   Operation 1760 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1761 [1/1] (1.80ns)   --->   "%sub_ln777_9 = sub i14 4096, i14 %zext_ln752_9" [dilithium2/poly.c:777]   --->   Operation 1761 'sub' 'sub_ln777_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln777_9 = sext i14 %sub_ln777_9" [dilithium2/poly.c:777]   --->   Operation 1762 'sext' 'sext_ln777_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1763 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_9, i10 %r_addr_74" [dilithium2/poly.c:777]   --->   Operation 1763 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 63 <SV = 62> <Delay = 7.35>
ST_63 : Operation 1764 [1/1] (0.00ns)   --->   "%or_ln752_9 = or i10 %tmp_s, i10 75" [dilithium2/poly.c:752]   --->   Operation 1764 'or' 'or_ln752_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln752_73 = zext i10 %or_ln752_9" [dilithium2/poly.c:752]   --->   Operation 1765 'zext' 'zext_ln752_73' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1766 [1/1] (0.00ns)   --->   "%r_addr_75 = getelementptr i32 %r, i64 0, i64 %zext_ln752_73" [dilithium2/poly.c:752]   --->   Operation 1766 'getelementptr' 'r_addr_75' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_138, i32 7" [dilithium2/poly.c:752]   --->   Operation 1767 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%zext_ln752_41 = zext i1 %tmp_139" [dilithium2/poly.c:752]   --->   Operation 1768 'zext' 'zext_ln752_41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1769 [1/2] (2.77ns)   --->   "%sk_load_139 = load i12 %sk_addr_139" [dilithium2/poly.c:753]   --->   Operation 1769 'load' 'sk_load_139' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_63 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%shl_ln753_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_139, i1 0" [dilithium2/poly.c:753]   --->   Operation 1770 'bitconcatenate' 'shl_ln753_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1771 [1/2] (2.77ns)   --->   "%sk_load_140 = load i12 %sk_addr_140" [dilithium2/poly.c:754]   --->   Operation 1771 'load' 'sk_load_140' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_63 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%trunc_ln755_9 = trunc i8 %sk_load_140" [dilithium2/poly.c:755]   --->   Operation 1772 'trunc' 'trunc_ln755_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%tmp_140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_41" [dilithium2/poly.c:755]   --->   Operation 1773 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%or_ln755_39 = or i9 %tmp_140, i9 %shl_ln753_9" [dilithium2/poly.c:755]   --->   Operation 1774 'or' 'or_ln755_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%or_ln755_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_9, i9 %or_ln755_39" [dilithium2/poly.c:755]   --->   Operation 1775 'bitconcatenate' 'or_ln755_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_9)   --->   "%zext_ln757_9 = zext i13 %or_ln755_9" [dilithium2/poly.c:757]   --->   Operation 1776 'zext' 'zext_ln757_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1777 [1/1] (1.77ns)   --->   "%add_ln758_9 = add i12 %a_read, i12 124" [dilithium2/poly.c:758]   --->   Operation 1777 'add' 'add_ln758_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln758_9 = zext i12 %add_ln758_9" [dilithium2/poly.c:758]   --->   Operation 1778 'zext' 'zext_ln758_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1779 [1/1] (0.00ns)   --->   "%sk_addr_141 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_9" [dilithium2/poly.c:758]   --->   Operation 1779 'getelementptr' 'sk_addr_141' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1780 [2/2] (2.77ns)   --->   "%sk_load_141 = load i12 %sk_addr_141" [dilithium2/poly.c:758]   --->   Operation 1780 'load' 'sk_load_141' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_63 : Operation 1781 [1/1] (1.77ns)   --->   "%add_ln759_9 = add i12 %a_read, i12 125" [dilithium2/poly.c:759]   --->   Operation 1781 'add' 'add_ln759_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln759_9 = zext i12 %add_ln759_9" [dilithium2/poly.c:759]   --->   Operation 1782 'zext' 'zext_ln759_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1783 [1/1] (0.00ns)   --->   "%sk_addr_142 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_9" [dilithium2/poly.c:759]   --->   Operation 1783 'getelementptr' 'sk_addr_142' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1784 [2/2] (2.77ns)   --->   "%sk_load_142 = load i12 %sk_addr_142" [dilithium2/poly.c:759]   --->   Operation 1784 'load' 'sk_load_142' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_63 : Operation 1785 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_9 = sub i14 4096, i14 %zext_ln757_9" [dilithium2/poly.c:778]   --->   Operation 1785 'sub' 'sub_ln778_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln778_9 = sext i14 %sub_ln778_9" [dilithium2/poly.c:778]   --->   Operation 1786 'sext' 'sext_ln778_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1787 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_9, i10 %r_addr_75" [dilithium2/poly.c:778]   --->   Operation 1787 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 64 <SV = 63> <Delay = 7.35>
ST_64 : Operation 1788 [1/1] (0.00ns)   --->   "%or_ln757_9 = or i10 %tmp_s, i10 76" [dilithium2/poly.c:757]   --->   Operation 1788 'or' 'or_ln757_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln757_73 = zext i10 %or_ln757_9" [dilithium2/poly.c:757]   --->   Operation 1789 'zext' 'zext_ln757_73' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1790 [1/1] (0.00ns)   --->   "%r_addr_76 = getelementptr i32 %r, i64 0, i64 %zext_ln757_73" [dilithium2/poly.c:757]   --->   Operation 1790 'getelementptr' 'r_addr_76' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%lshr_ln757_9 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_140, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1791 'partselect' 'lshr_ln757_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%zext_ln757_41 = zext i4 %lshr_ln757_9" [dilithium2/poly.c:757]   --->   Operation 1792 'zext' 'zext_ln757_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1793 [1/2] (2.77ns)   --->   "%sk_load_141 = load i12 %sk_addr_141" [dilithium2/poly.c:758]   --->   Operation 1793 'load' 'sk_load_141' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_64 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%trunc_ln758_9 = trunc i8 %sk_load_141" [dilithium2/poly.c:758]   --->   Operation 1794 'trunc' 'trunc_ln758_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1795 [1/2] (2.77ns)   --->   "%sk_load_142 = load i12 %sk_addr_142" [dilithium2/poly.c:759]   --->   Operation 1795 'load' 'sk_load_142' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_64 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%trunc_ln760_9 = trunc i8 %sk_load_142" [dilithium2/poly.c:760]   --->   Operation 1796 'trunc' 'trunc_ln760_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%tmp_141 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_41" [dilithium2/poly.c:760]   --->   Operation 1797 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%tmp_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_9, i4 0" [dilithium2/poly.c:760]   --->   Operation 1798 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%or_ln760_39 = or i9 %tmp_142, i9 %tmp_141" [dilithium2/poly.c:760]   --->   Operation 1799 'or' 'or_ln760_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%tmp_143 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_141, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1800 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%or_ln760_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_9, i3 %tmp_143, i9 %or_ln760_39" [dilithium2/poly.c:760]   --->   Operation 1801 'bitconcatenate' 'or_ln760_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_9)   --->   "%zext_ln762_9 = zext i13 %or_ln760_9" [dilithium2/poly.c:762]   --->   Operation 1802 'zext' 'zext_ln762_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1803 [1/1] (0.00ns)   --->   "%lshr_ln762_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_142, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1803 'partselect' 'lshr_ln762_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1804 [1/1] (1.77ns)   --->   "%add_ln763_9 = add i12 %a_read, i12 126" [dilithium2/poly.c:763]   --->   Operation 1804 'add' 'add_ln763_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln763_9 = zext i12 %add_ln763_9" [dilithium2/poly.c:763]   --->   Operation 1805 'zext' 'zext_ln763_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1806 [1/1] (0.00ns)   --->   "%sk_addr_143 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_9" [dilithium2/poly.c:763]   --->   Operation 1806 'getelementptr' 'sk_addr_143' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1807 [2/2] (2.77ns)   --->   "%sk_load_143 = load i12 %sk_addr_143" [dilithium2/poly.c:763]   --->   Operation 1807 'load' 'sk_load_143' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_64 : Operation 1808 [1/1] (1.77ns)   --->   "%add_ln767_9 = add i12 %a_read, i12 127" [dilithium2/poly.c:767]   --->   Operation 1808 'add' 'add_ln767_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln767_9 = zext i12 %add_ln767_9" [dilithium2/poly.c:767]   --->   Operation 1809 'zext' 'zext_ln767_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1810 [1/1] (0.00ns)   --->   "%sk_addr_144 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_9" [dilithium2/poly.c:767]   --->   Operation 1810 'getelementptr' 'sk_addr_144' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1811 [2/2] (2.77ns)   --->   "%sk_load_144 = load i12 %sk_addr_144" [dilithium2/poly.c:767]   --->   Operation 1811 'load' 'sk_load_144' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_64 : Operation 1812 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_9 = sub i14 4096, i14 %zext_ln762_9" [dilithium2/poly.c:779]   --->   Operation 1812 'sub' 'sub_ln779_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln779_9 = sext i14 %sub_ln779_9" [dilithium2/poly.c:779]   --->   Operation 1813 'sext' 'sext_ln779_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1814 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_9, i10 %r_addr_76" [dilithium2/poly.c:779]   --->   Operation 1814 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 65 <SV = 64> <Delay = 7.35>
ST_65 : Operation 1815 [1/1] (0.00ns)   --->   "%or_ln762_9 = or i10 %tmp_s, i10 77" [dilithium2/poly.c:762]   --->   Operation 1815 'or' 'or_ln762_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln762_41 = zext i10 %or_ln762_9" [dilithium2/poly.c:762]   --->   Operation 1816 'zext' 'zext_ln762_41' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1817 [1/1] (0.00ns)   --->   "%r_addr_77 = getelementptr i32 %r, i64 0, i64 %zext_ln762_41" [dilithium2/poly.c:762]   --->   Operation 1817 'getelementptr' 'r_addr_77' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1818 [1/2] (2.77ns)   --->   "%sk_load_143 = load i12 %sk_addr_143" [dilithium2/poly.c:763]   --->   Operation 1818 'load' 'sk_load_143' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_65 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln764_9 = trunc i8 %sk_load_143" [dilithium2/poly.c:764]   --->   Operation 1819 'trunc' 'trunc_ln764_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1820 [1/1] (0.00ns)   --->   "%or_ln764_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_9, i7 %lshr_ln762_9" [dilithium2/poly.c:764]   --->   Operation 1820 'bitconcatenate' 'or_ln764_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln766_9 = zext i13 %or_ln764_9" [dilithium2/poly.c:766]   --->   Operation 1821 'zext' 'zext_ln766_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1822 [1/2] (2.77ns)   --->   "%sk_load_144 = load i12 %sk_addr_144" [dilithium2/poly.c:767]   --->   Operation 1822 'load' 'sk_load_144' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_65 : Operation 1823 [1/1] (1.77ns)   --->   "%add_ln768_9 = add i12 %a_read, i12 128" [dilithium2/poly.c:768]   --->   Operation 1823 'add' 'add_ln768_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln768_9 = zext i12 %add_ln768_9" [dilithium2/poly.c:768]   --->   Operation 1824 'zext' 'zext_ln768_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1825 [1/1] (0.00ns)   --->   "%sk_addr_145 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_9" [dilithium2/poly.c:768]   --->   Operation 1825 'getelementptr' 'sk_addr_145' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1826 [2/2] (2.77ns)   --->   "%sk_load_145 = load i12 %sk_addr_145" [dilithium2/poly.c:768]   --->   Operation 1826 'load' 'sk_load_145' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_65 : Operation 1827 [1/1] (1.77ns)   --->   "%add_ln772_9 = add i12 %a_read, i12 129" [dilithium2/poly.c:772]   --->   Operation 1827 'add' 'add_ln772_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln772_9 = zext i12 %add_ln772_9" [dilithium2/poly.c:772]   --->   Operation 1828 'zext' 'zext_ln772_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1829 [1/1] (0.00ns)   --->   "%sk_addr_146 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_9" [dilithium2/poly.c:772]   --->   Operation 1829 'getelementptr' 'sk_addr_146' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1830 [2/2] (2.77ns)   --->   "%sk_load_146 = load i12 %sk_addr_146" [dilithium2/poly.c:772]   --->   Operation 1830 'load' 'sk_load_146' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_65 : Operation 1831 [1/1] (1.80ns)   --->   "%sub_ln780_9 = sub i14 4096, i14 %zext_ln766_9" [dilithium2/poly.c:780]   --->   Operation 1831 'sub' 'sub_ln780_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln780_9 = sext i14 %sub_ln780_9" [dilithium2/poly.c:780]   --->   Operation 1832 'sext' 'sext_ln780_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1833 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_9, i10 %r_addr_77" [dilithium2/poly.c:780]   --->   Operation 1833 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 65> <Delay = 7.35>
ST_66 : Operation 1834 [1/1] (0.00ns)   --->   "%or_ln766_9 = or i10 %tmp_s, i10 78" [dilithium2/poly.c:766]   --->   Operation 1834 'or' 'or_ln766_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln766_73 = zext i10 %or_ln766_9" [dilithium2/poly.c:766]   --->   Operation 1835 'zext' 'zext_ln766_73' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1836 [1/1] (0.00ns)   --->   "%r_addr_78 = getelementptr i32 %r, i64 0, i64 %zext_ln766_73" [dilithium2/poly.c:766]   --->   Operation 1836 'getelementptr' 'r_addr_78' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1837 [1/1] (0.00ns)   --->   "%or_ln771_9 = or i10 %tmp_s, i10 79" [dilithium2/poly.c:771]   --->   Operation 1837 'or' 'or_ln771_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln771_41 = zext i10 %or_ln771_9" [dilithium2/poly.c:771]   --->   Operation 1838 'zext' 'zext_ln771_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1839 [1/1] (0.00ns)   --->   "%r_addr_79 = getelementptr i32 %r, i64 0, i64 %zext_ln771_41" [dilithium2/poly.c:771]   --->   Operation 1839 'getelementptr' 'r_addr_79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%lshr_ln766_9 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_143, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1840 'partselect' 'lshr_ln766_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%zext_ln766_41 = zext i2 %lshr_ln766_9" [dilithium2/poly.c:766]   --->   Operation 1841 'zext' 'zext_ln766_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%trunc_ln767_9 = trunc i8 %sk_load_144" [dilithium2/poly.c:767]   --->   Operation 1842 'trunc' 'trunc_ln767_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1843 [1/2] (2.77ns)   --->   "%sk_load_145 = load i12 %sk_addr_145" [dilithium2/poly.c:768]   --->   Operation 1843 'load' 'sk_load_145' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_66 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%trunc_ln769_9 = trunc i8 %sk_load_145" [dilithium2/poly.c:769]   --->   Operation 1844 'trunc' 'trunc_ln769_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%tmp_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_41" [dilithium2/poly.c:769]   --->   Operation 1845 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%tmp_145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_9, i2 0" [dilithium2/poly.c:769]   --->   Operation 1846 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%or_ln769_39 = or i9 %tmp_145, i9 %tmp_144" [dilithium2/poly.c:769]   --->   Operation 1847 'or' 'or_ln769_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_144, i32 7" [dilithium2/poly.c:769]   --->   Operation 1848 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%or_ln769_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_9, i1 %tmp_146, i9 %or_ln769_39" [dilithium2/poly.c:769]   --->   Operation 1849 'bitconcatenate' 'or_ln769_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_9)   --->   "%zext_ln771_9 = zext i13 %or_ln769_9" [dilithium2/poly.c:771]   --->   Operation 1850 'zext' 'zext_ln771_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1851 [1/1] (0.00ns)   --->   "%lshr_ln771_9 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_145, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 1851 'partselect' 'lshr_ln771_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1852 [1/2] (2.77ns)   --->   "%sk_load_146 = load i12 %sk_addr_146" [dilithium2/poly.c:772]   --->   Operation 1852 'load' 'sk_load_146' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_66 : Operation 1853 [1/1] (0.00ns)   --->   "%or_ln772_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_146, i5 %lshr_ln771_9" [dilithium2/poly.c:772]   --->   Operation 1853 'bitconcatenate' 'or_ln772_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln775_9 = zext i13 %or_ln772_9" [dilithium2/poly.c:775]   --->   Operation 1854 'zext' 'zext_ln775_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1855 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_9 = sub i14 4096, i14 %zext_ln771_9" [dilithium2/poly.c:781]   --->   Operation 1855 'sub' 'sub_ln781_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln781_9 = sext i14 %sub_ln781_9" [dilithium2/poly.c:781]   --->   Operation 1856 'sext' 'sext_ln781_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1857 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_9, i10 %r_addr_78" [dilithium2/poly.c:781]   --->   Operation 1857 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1858 [1/1] (1.80ns)   --->   "%sub_ln782_9 = sub i14 4096, i14 %zext_ln775_9" [dilithium2/poly.c:782]   --->   Operation 1858 'sub' 'sub_ln782_9' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln782_9 = sext i14 %sub_ln782_9" [dilithium2/poly.c:782]   --->   Operation 1859 'sext' 'sext_ln782_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1860 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_9, i10 %r_addr_79" [dilithium2/poly.c:782]   --->   Operation 1860 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1861 [1/1] (1.77ns)   --->   "%add_ln739_9 = add i12 %a_read, i12 130" [dilithium2/poly.c:739]   --->   Operation 1861 'add' 'add_ln739_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1862 [1/1] (0.00ns)   --->   "%zext_ln739_9 = zext i12 %add_ln739_9" [dilithium2/poly.c:739]   --->   Operation 1862 'zext' 'zext_ln739_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1863 [1/1] (0.00ns)   --->   "%sk_addr_147 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_9" [dilithium2/poly.c:739]   --->   Operation 1863 'getelementptr' 'sk_addr_147' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1864 [2/2] (2.77ns)   --->   "%sk_load_147 = load i12 %sk_addr_147" [dilithium2/poly.c:739]   --->   Operation 1864 'load' 'sk_load_147' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_66 : Operation 1865 [1/1] (1.77ns)   --->   "%add_ln740_10 = add i12 %a_read, i12 131" [dilithium2/poly.c:740]   --->   Operation 1865 'add' 'add_ln740_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln740_10 = zext i12 %add_ln740_10" [dilithium2/poly.c:740]   --->   Operation 1866 'zext' 'zext_ln740_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1867 [1/1] (0.00ns)   --->   "%sk_addr_148 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_10" [dilithium2/poly.c:740]   --->   Operation 1867 'getelementptr' 'sk_addr_148' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1868 [2/2] (2.77ns)   --->   "%sk_load_148 = load i12 %sk_addr_148" [dilithium2/poly.c:740]   --->   Operation 1868 'load' 'sk_load_148' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 67 <SV = 66> <Delay = 7.35>
ST_67 : Operation 1869 [1/1] (0.00ns)   --->   "%or_ln739_9 = or i10 %tmp_s, i10 80" [dilithium2/poly.c:739]   --->   Operation 1869 'or' 'or_ln739_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln739_41 = zext i10 %or_ln739_9" [dilithium2/poly.c:739]   --->   Operation 1870 'zext' 'zext_ln739_41' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1871 [1/1] (0.00ns)   --->   "%r_addr_80 = getelementptr i32 %r, i64 0, i64 %zext_ln739_41" [dilithium2/poly.c:739]   --->   Operation 1871 'getelementptr' 'r_addr_80' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1872 [1/2] (2.77ns)   --->   "%sk_load_147 = load i12 %sk_addr_147" [dilithium2/poly.c:739]   --->   Operation 1872 'load' 'sk_load_147' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_67 : Operation 1873 [1/2] (2.77ns)   --->   "%sk_load_148 = load i12 %sk_addr_148" [dilithium2/poly.c:740]   --->   Operation 1873 'load' 'sk_load_148' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_67 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln741_10 = trunc i8 %sk_load_148" [dilithium2/poly.c:741]   --->   Operation 1874 'trunc' 'trunc_ln741_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_10, i8 %sk_load_147" [dilithium2/poly.c:741]   --->   Operation 1875 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln743_10 = zext i13 %tmp_20" [dilithium2/poly.c:743]   --->   Operation 1876 'zext' 'zext_ln743_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1877 [1/1] (1.77ns)   --->   "%add_ln744_10 = add i12 %a_read, i12 132" [dilithium2/poly.c:744]   --->   Operation 1877 'add' 'add_ln744_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln744_10 = zext i12 %add_ln744_10" [dilithium2/poly.c:744]   --->   Operation 1878 'zext' 'zext_ln744_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1879 [1/1] (0.00ns)   --->   "%sk_addr_149 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_10" [dilithium2/poly.c:744]   --->   Operation 1879 'getelementptr' 'sk_addr_149' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1880 [2/2] (2.77ns)   --->   "%sk_load_149 = load i12 %sk_addr_149" [dilithium2/poly.c:744]   --->   Operation 1880 'load' 'sk_load_149' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_67 : Operation 1881 [1/1] (1.77ns)   --->   "%add_ln745_10 = add i12 %a_read, i12 133" [dilithium2/poly.c:745]   --->   Operation 1881 'add' 'add_ln745_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln745_10 = zext i12 %add_ln745_10" [dilithium2/poly.c:745]   --->   Operation 1882 'zext' 'zext_ln745_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1883 [1/1] (0.00ns)   --->   "%sk_addr_150 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_10" [dilithium2/poly.c:745]   --->   Operation 1883 'getelementptr' 'sk_addr_150' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1884 [2/2] (2.77ns)   --->   "%sk_load_150 = load i12 %sk_addr_150" [dilithium2/poly.c:745]   --->   Operation 1884 'load' 'sk_load_150' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_67 : Operation 1885 [1/1] (1.80ns)   --->   "%sub_ln775_10 = sub i14 4096, i14 %zext_ln743_10" [dilithium2/poly.c:775]   --->   Operation 1885 'sub' 'sub_ln775_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln775_10 = sext i14 %sub_ln775_10" [dilithium2/poly.c:775]   --->   Operation 1886 'sext' 'sext_ln775_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1887 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_10, i10 %r_addr_80" [dilithium2/poly.c:775]   --->   Operation 1887 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 68 <SV = 67> <Delay = 7.35>
ST_68 : Operation 1888 [1/1] (0.00ns)   --->   "%or_ln743_10 = or i10 %tmp_s, i10 81" [dilithium2/poly.c:743]   --->   Operation 1888 'or' 'or_ln743_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln743_74 = zext i10 %or_ln743_10" [dilithium2/poly.c:743]   --->   Operation 1889 'zext' 'zext_ln743_74' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1890 [1/1] (0.00ns)   --->   "%r_addr_81 = getelementptr i32 %r, i64 0, i64 %zext_ln743_74" [dilithium2/poly.c:743]   --->   Operation 1890 'getelementptr' 'r_addr_81' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%lshr_ln743_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_148, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 1891 'partselect' 'lshr_ln743_s' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%zext_ln743_42 = zext i3 %lshr_ln743_s" [dilithium2/poly.c:743]   --->   Operation 1892 'zext' 'zext_ln743_42' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1893 [1/2] (2.77ns)   --->   "%sk_load_149 = load i12 %sk_addr_149" [dilithium2/poly.c:744]   --->   Operation 1893 'load' 'sk_load_149' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_68 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%trunc_ln744_10 = trunc i8 %sk_load_149" [dilithium2/poly.c:744]   --->   Operation 1894 'trunc' 'trunc_ln744_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1895 [1/2] (2.77ns)   --->   "%sk_load_150 = load i12 %sk_addr_150" [dilithium2/poly.c:745]   --->   Operation 1895 'load' 'sk_load_150' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_68 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%trunc_ln746_10 = trunc i8 %sk_load_150" [dilithium2/poly.c:746]   --->   Operation 1896 'trunc' 'trunc_ln746_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%tmp_147 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_42" [dilithium2/poly.c:746]   --->   Operation 1897 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_10, i3 0" [dilithium2/poly.c:746]   --->   Operation 1898 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%or_ln746_40 = or i9 %tmp_148, i9 %tmp_147" [dilithium2/poly.c:746]   --->   Operation 1899 'or' 'or_ln746_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%tmp_149 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_149, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 1900 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%or_ln746_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_10, i2 %tmp_149, i9 %or_ln746_40" [dilithium2/poly.c:746]   --->   Operation 1901 'bitconcatenate' 'or_ln746_s' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_10)   --->   "%zext_ln748_10 = zext i13 %or_ln746_s" [dilithium2/poly.c:748]   --->   Operation 1902 'zext' 'zext_ln748_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1903 [1/1] (0.00ns)   --->   "%lshr_ln748_s = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_150, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 1903 'partselect' 'lshr_ln748_s' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1904 [1/1] (1.77ns)   --->   "%add_ln749_10 = add i12 %a_read, i12 134" [dilithium2/poly.c:749]   --->   Operation 1904 'add' 'add_ln749_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln749_10 = zext i12 %add_ln749_10" [dilithium2/poly.c:749]   --->   Operation 1905 'zext' 'zext_ln749_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1906 [1/1] (0.00ns)   --->   "%sk_addr_151 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_10" [dilithium2/poly.c:749]   --->   Operation 1906 'getelementptr' 'sk_addr_151' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1907 [2/2] (2.77ns)   --->   "%sk_load_151 = load i12 %sk_addr_151" [dilithium2/poly.c:749]   --->   Operation 1907 'load' 'sk_load_151' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_68 : Operation 1908 [1/1] (1.77ns)   --->   "%add_ln753_10 = add i12 %a_read, i12 135" [dilithium2/poly.c:753]   --->   Operation 1908 'add' 'add_ln753_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln753_10 = zext i12 %add_ln753_10" [dilithium2/poly.c:753]   --->   Operation 1909 'zext' 'zext_ln753_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1910 [1/1] (0.00ns)   --->   "%sk_addr_152 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_10" [dilithium2/poly.c:753]   --->   Operation 1910 'getelementptr' 'sk_addr_152' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1911 [2/2] (2.77ns)   --->   "%sk_load_152 = load i12 %sk_addr_152" [dilithium2/poly.c:753]   --->   Operation 1911 'load' 'sk_load_152' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_68 : Operation 1912 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_10 = sub i14 4096, i14 %zext_ln748_10" [dilithium2/poly.c:776]   --->   Operation 1912 'sub' 'sub_ln776_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln776_10 = sext i14 %sub_ln776_10" [dilithium2/poly.c:776]   --->   Operation 1913 'sext' 'sext_ln776_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1914 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_10, i10 %r_addr_81" [dilithium2/poly.c:776]   --->   Operation 1914 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 68> <Delay = 7.35>
ST_69 : Operation 1915 [1/1] (0.00ns)   --->   "%or_ln748_10 = or i10 %tmp_s, i10 82" [dilithium2/poly.c:748]   --->   Operation 1915 'or' 'or_ln748_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln748_42 = zext i10 %or_ln748_10" [dilithium2/poly.c:748]   --->   Operation 1916 'zext' 'zext_ln748_42' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1917 [1/1] (0.00ns)   --->   "%r_addr_82 = getelementptr i32 %r, i64 0, i64 %zext_ln748_42" [dilithium2/poly.c:748]   --->   Operation 1917 'getelementptr' 'r_addr_82' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1918 [1/2] (2.77ns)   --->   "%sk_load_151 = load i12 %sk_addr_151" [dilithium2/poly.c:749]   --->   Operation 1918 'load' 'sk_load_151' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_69 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln750_10 = trunc i8 %sk_load_151" [dilithium2/poly.c:750]   --->   Operation 1919 'trunc' 'trunc_ln750_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1920 [1/1] (0.00ns)   --->   "%or_ln750_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_10, i6 %lshr_ln748_s" [dilithium2/poly.c:750]   --->   Operation 1920 'bitconcatenate' 'or_ln750_s' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln752_10 = zext i13 %or_ln750_s" [dilithium2/poly.c:752]   --->   Operation 1921 'zext' 'zext_ln752_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1922 [1/2] (2.77ns)   --->   "%sk_load_152 = load i12 %sk_addr_152" [dilithium2/poly.c:753]   --->   Operation 1922 'load' 'sk_load_152' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_69 : Operation 1923 [1/1] (1.77ns)   --->   "%add_ln754_10 = add i12 %a_read, i12 136" [dilithium2/poly.c:754]   --->   Operation 1923 'add' 'add_ln754_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln754_10 = zext i12 %add_ln754_10" [dilithium2/poly.c:754]   --->   Operation 1924 'zext' 'zext_ln754_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1925 [1/1] (0.00ns)   --->   "%sk_addr_153 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_10" [dilithium2/poly.c:754]   --->   Operation 1925 'getelementptr' 'sk_addr_153' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1926 [2/2] (2.77ns)   --->   "%sk_load_153 = load i12 %sk_addr_153" [dilithium2/poly.c:754]   --->   Operation 1926 'load' 'sk_load_153' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_69 : Operation 1927 [1/1] (1.77ns)   --->   "%add_ln758_10 = add i12 %a_read, i12 137" [dilithium2/poly.c:758]   --->   Operation 1927 'add' 'add_ln758_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln758_10 = zext i12 %add_ln758_10" [dilithium2/poly.c:758]   --->   Operation 1928 'zext' 'zext_ln758_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1929 [1/1] (0.00ns)   --->   "%sk_addr_154 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_10" [dilithium2/poly.c:758]   --->   Operation 1929 'getelementptr' 'sk_addr_154' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1930 [2/2] (2.77ns)   --->   "%sk_load_154 = load i12 %sk_addr_154" [dilithium2/poly.c:758]   --->   Operation 1930 'load' 'sk_load_154' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_69 : Operation 1931 [1/1] (1.80ns)   --->   "%sub_ln777_10 = sub i14 4096, i14 %zext_ln752_10" [dilithium2/poly.c:777]   --->   Operation 1931 'sub' 'sub_ln777_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln777_10 = sext i14 %sub_ln777_10" [dilithium2/poly.c:777]   --->   Operation 1932 'sext' 'sext_ln777_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1933 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_10, i10 %r_addr_82" [dilithium2/poly.c:777]   --->   Operation 1933 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 69> <Delay = 7.35>
ST_70 : Operation 1934 [1/1] (0.00ns)   --->   "%or_ln752_10 = or i10 %tmp_s, i10 83" [dilithium2/poly.c:752]   --->   Operation 1934 'or' 'or_ln752_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln752_74 = zext i10 %or_ln752_10" [dilithium2/poly.c:752]   --->   Operation 1935 'zext' 'zext_ln752_74' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1936 [1/1] (0.00ns)   --->   "%r_addr_83 = getelementptr i32 %r, i64 0, i64 %zext_ln752_74" [dilithium2/poly.c:752]   --->   Operation 1936 'getelementptr' 'r_addr_83' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_151, i32 7" [dilithium2/poly.c:752]   --->   Operation 1937 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%zext_ln752_42 = zext i1 %tmp_150" [dilithium2/poly.c:752]   --->   Operation 1938 'zext' 'zext_ln752_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%shl_ln753_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_152, i1 0" [dilithium2/poly.c:753]   --->   Operation 1939 'bitconcatenate' 'shl_ln753_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1940 [1/2] (2.77ns)   --->   "%sk_load_153 = load i12 %sk_addr_153" [dilithium2/poly.c:754]   --->   Operation 1940 'load' 'sk_load_153' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_70 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%trunc_ln755_10 = trunc i8 %sk_load_153" [dilithium2/poly.c:755]   --->   Operation 1941 'trunc' 'trunc_ln755_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%tmp_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_42" [dilithium2/poly.c:755]   --->   Operation 1942 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%or_ln755_40 = or i9 %tmp_151, i9 %shl_ln753_s" [dilithium2/poly.c:755]   --->   Operation 1943 'or' 'or_ln755_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%or_ln755_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_10, i9 %or_ln755_40" [dilithium2/poly.c:755]   --->   Operation 1944 'bitconcatenate' 'or_ln755_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_10)   --->   "%zext_ln757_10 = zext i13 %or_ln755_s" [dilithium2/poly.c:757]   --->   Operation 1945 'zext' 'zext_ln757_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1946 [1/2] (2.77ns)   --->   "%sk_load_154 = load i12 %sk_addr_154" [dilithium2/poly.c:758]   --->   Operation 1946 'load' 'sk_load_154' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_70 : Operation 1947 [1/1] (1.77ns)   --->   "%add_ln759_10 = add i12 %a_read, i12 138" [dilithium2/poly.c:759]   --->   Operation 1947 'add' 'add_ln759_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln759_10 = zext i12 %add_ln759_10" [dilithium2/poly.c:759]   --->   Operation 1948 'zext' 'zext_ln759_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1949 [1/1] (0.00ns)   --->   "%sk_addr_155 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_10" [dilithium2/poly.c:759]   --->   Operation 1949 'getelementptr' 'sk_addr_155' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1950 [2/2] (2.77ns)   --->   "%sk_load_155 = load i12 %sk_addr_155" [dilithium2/poly.c:759]   --->   Operation 1950 'load' 'sk_load_155' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_70 : Operation 1951 [1/1] (1.77ns)   --->   "%add_ln763_10 = add i12 %a_read, i12 139" [dilithium2/poly.c:763]   --->   Operation 1951 'add' 'add_ln763_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln763_10 = zext i12 %add_ln763_10" [dilithium2/poly.c:763]   --->   Operation 1952 'zext' 'zext_ln763_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1953 [1/1] (0.00ns)   --->   "%sk_addr_156 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_10" [dilithium2/poly.c:763]   --->   Operation 1953 'getelementptr' 'sk_addr_156' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1954 [2/2] (2.77ns)   --->   "%sk_load_156 = load i12 %sk_addr_156" [dilithium2/poly.c:763]   --->   Operation 1954 'load' 'sk_load_156' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_70 : Operation 1955 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_10 = sub i14 4096, i14 %zext_ln757_10" [dilithium2/poly.c:778]   --->   Operation 1955 'sub' 'sub_ln778_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln778_10 = sext i14 %sub_ln778_10" [dilithium2/poly.c:778]   --->   Operation 1956 'sext' 'sext_ln778_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1957 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_10, i10 %r_addr_83" [dilithium2/poly.c:778]   --->   Operation 1957 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 71 <SV = 70> <Delay = 7.35>
ST_71 : Operation 1958 [1/1] (0.00ns)   --->   "%or_ln757_10 = or i10 %tmp_s, i10 84" [dilithium2/poly.c:757]   --->   Operation 1958 'or' 'or_ln757_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln757_74 = zext i10 %or_ln757_10" [dilithium2/poly.c:757]   --->   Operation 1959 'zext' 'zext_ln757_74' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1960 [1/1] (0.00ns)   --->   "%r_addr_84 = getelementptr i32 %r, i64 0, i64 %zext_ln757_74" [dilithium2/poly.c:757]   --->   Operation 1960 'getelementptr' 'r_addr_84' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1961 [1/1] (0.00ns)   --->   "%or_ln762_10 = or i10 %tmp_s, i10 85" [dilithium2/poly.c:762]   --->   Operation 1961 'or' 'or_ln762_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln762_42 = zext i10 %or_ln762_10" [dilithium2/poly.c:762]   --->   Operation 1962 'zext' 'zext_ln762_42' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1963 [1/1] (0.00ns)   --->   "%r_addr_85 = getelementptr i32 %r, i64 0, i64 %zext_ln762_42" [dilithium2/poly.c:762]   --->   Operation 1963 'getelementptr' 'r_addr_85' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%lshr_ln757_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_153, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 1964 'partselect' 'lshr_ln757_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%zext_ln757_42 = zext i4 %lshr_ln757_s" [dilithium2/poly.c:757]   --->   Operation 1965 'zext' 'zext_ln757_42' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%trunc_ln758_10 = trunc i8 %sk_load_154" [dilithium2/poly.c:758]   --->   Operation 1966 'trunc' 'trunc_ln758_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1967 [1/2] (2.77ns)   --->   "%sk_load_155 = load i12 %sk_addr_155" [dilithium2/poly.c:759]   --->   Operation 1967 'load' 'sk_load_155' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_71 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%trunc_ln760_10 = trunc i8 %sk_load_155" [dilithium2/poly.c:760]   --->   Operation 1968 'trunc' 'trunc_ln760_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%tmp_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_42" [dilithium2/poly.c:760]   --->   Operation 1969 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%tmp_153 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_10, i4 0" [dilithium2/poly.c:760]   --->   Operation 1970 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%or_ln760_40 = or i9 %tmp_153, i9 %tmp_152" [dilithium2/poly.c:760]   --->   Operation 1971 'or' 'or_ln760_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%tmp_154 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_154, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 1972 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%or_ln760_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_10, i3 %tmp_154, i9 %or_ln760_40" [dilithium2/poly.c:760]   --->   Operation 1973 'bitconcatenate' 'or_ln760_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_10)   --->   "%zext_ln762_10 = zext i13 %or_ln760_s" [dilithium2/poly.c:762]   --->   Operation 1974 'zext' 'zext_ln762_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1975 [1/1] (0.00ns)   --->   "%lshr_ln762_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_155, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 1975 'partselect' 'lshr_ln762_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1976 [1/2] (2.77ns)   --->   "%sk_load_156 = load i12 %sk_addr_156" [dilithium2/poly.c:763]   --->   Operation 1976 'load' 'sk_load_156' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_71 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln764_10 = trunc i8 %sk_load_156" [dilithium2/poly.c:764]   --->   Operation 1977 'trunc' 'trunc_ln764_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1978 [1/1] (0.00ns)   --->   "%or_ln764_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_10, i7 %lshr_ln762_s" [dilithium2/poly.c:764]   --->   Operation 1978 'bitconcatenate' 'or_ln764_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln766_10 = zext i13 %or_ln764_s" [dilithium2/poly.c:766]   --->   Operation 1979 'zext' 'zext_ln766_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1980 [1/1] (1.77ns)   --->   "%add_ln767_10 = add i12 %a_read, i12 140" [dilithium2/poly.c:767]   --->   Operation 1980 'add' 'add_ln767_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln767_10 = zext i12 %add_ln767_10" [dilithium2/poly.c:767]   --->   Operation 1981 'zext' 'zext_ln767_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1982 [1/1] (0.00ns)   --->   "%sk_addr_157 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_10" [dilithium2/poly.c:767]   --->   Operation 1982 'getelementptr' 'sk_addr_157' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1983 [2/2] (2.77ns)   --->   "%sk_load_157 = load i12 %sk_addr_157" [dilithium2/poly.c:767]   --->   Operation 1983 'load' 'sk_load_157' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_71 : Operation 1984 [1/1] (1.77ns)   --->   "%add_ln768_10 = add i12 %a_read, i12 141" [dilithium2/poly.c:768]   --->   Operation 1984 'add' 'add_ln768_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln768_10 = zext i12 %add_ln768_10" [dilithium2/poly.c:768]   --->   Operation 1985 'zext' 'zext_ln768_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1986 [1/1] (0.00ns)   --->   "%sk_addr_158 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_10" [dilithium2/poly.c:768]   --->   Operation 1986 'getelementptr' 'sk_addr_158' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1987 [2/2] (2.77ns)   --->   "%sk_load_158 = load i12 %sk_addr_158" [dilithium2/poly.c:768]   --->   Operation 1987 'load' 'sk_load_158' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_71 : Operation 1988 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_10 = sub i14 4096, i14 %zext_ln762_10" [dilithium2/poly.c:779]   --->   Operation 1988 'sub' 'sub_ln779_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln779_10 = sext i14 %sub_ln779_10" [dilithium2/poly.c:779]   --->   Operation 1989 'sext' 'sext_ln779_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1990 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_10, i10 %r_addr_84" [dilithium2/poly.c:779]   --->   Operation 1990 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1991 [1/1] (1.80ns)   --->   "%sub_ln780_10 = sub i14 4096, i14 %zext_ln766_10" [dilithium2/poly.c:780]   --->   Operation 1991 'sub' 'sub_ln780_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln780_10 = sext i14 %sub_ln780_10" [dilithium2/poly.c:780]   --->   Operation 1992 'sext' 'sext_ln780_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1993 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_10, i10 %r_addr_85" [dilithium2/poly.c:780]   --->   Operation 1993 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 71> <Delay = 7.35>
ST_72 : Operation 1994 [1/1] (0.00ns)   --->   "%or_ln766_10 = or i10 %tmp_s, i10 86" [dilithium2/poly.c:766]   --->   Operation 1994 'or' 'or_ln766_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln766_74 = zext i10 %or_ln766_10" [dilithium2/poly.c:766]   --->   Operation 1995 'zext' 'zext_ln766_74' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1996 [1/1] (0.00ns)   --->   "%r_addr_86 = getelementptr i32 %r, i64 0, i64 %zext_ln766_74" [dilithium2/poly.c:766]   --->   Operation 1996 'getelementptr' 'r_addr_86' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%lshr_ln766_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_156, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 1997 'partselect' 'lshr_ln766_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%zext_ln766_42 = zext i2 %lshr_ln766_s" [dilithium2/poly.c:766]   --->   Operation 1998 'zext' 'zext_ln766_42' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1999 [1/2] (2.77ns)   --->   "%sk_load_157 = load i12 %sk_addr_157" [dilithium2/poly.c:767]   --->   Operation 1999 'load' 'sk_load_157' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_72 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%trunc_ln767_10 = trunc i8 %sk_load_157" [dilithium2/poly.c:767]   --->   Operation 2000 'trunc' 'trunc_ln767_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2001 [1/2] (2.77ns)   --->   "%sk_load_158 = load i12 %sk_addr_158" [dilithium2/poly.c:768]   --->   Operation 2001 'load' 'sk_load_158' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_72 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%trunc_ln769_10 = trunc i8 %sk_load_158" [dilithium2/poly.c:769]   --->   Operation 2002 'trunc' 'trunc_ln769_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%tmp_155 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_42" [dilithium2/poly.c:769]   --->   Operation 2003 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%tmp_156 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_10, i2 0" [dilithium2/poly.c:769]   --->   Operation 2004 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%or_ln769_40 = or i9 %tmp_156, i9 %tmp_155" [dilithium2/poly.c:769]   --->   Operation 2005 'or' 'or_ln769_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_157, i32 7" [dilithium2/poly.c:769]   --->   Operation 2006 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%or_ln769_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_10, i1 %tmp_157, i9 %or_ln769_40" [dilithium2/poly.c:769]   --->   Operation 2007 'bitconcatenate' 'or_ln769_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_10)   --->   "%zext_ln771_10 = zext i13 %or_ln769_s" [dilithium2/poly.c:771]   --->   Operation 2008 'zext' 'zext_ln771_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2009 [1/1] (0.00ns)   --->   "%lshr_ln771_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_158, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2009 'partselect' 'lshr_ln771_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2010 [1/1] (1.77ns)   --->   "%add_ln772_10 = add i12 %a_read, i12 142" [dilithium2/poly.c:772]   --->   Operation 2010 'add' 'add_ln772_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln772_10 = zext i12 %add_ln772_10" [dilithium2/poly.c:772]   --->   Operation 2011 'zext' 'zext_ln772_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2012 [1/1] (0.00ns)   --->   "%sk_addr_159 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_10" [dilithium2/poly.c:772]   --->   Operation 2012 'getelementptr' 'sk_addr_159' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2013 [2/2] (2.77ns)   --->   "%sk_load_159 = load i12 %sk_addr_159" [dilithium2/poly.c:772]   --->   Operation 2013 'load' 'sk_load_159' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_72 : Operation 2014 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_10 = sub i14 4096, i14 %zext_ln771_10" [dilithium2/poly.c:781]   --->   Operation 2014 'sub' 'sub_ln781_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln781_10 = sext i14 %sub_ln781_10" [dilithium2/poly.c:781]   --->   Operation 2015 'sext' 'sext_ln781_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2016 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_10, i10 %r_addr_86" [dilithium2/poly.c:781]   --->   Operation 2016 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 2017 [1/1] (1.77ns)   --->   "%add_ln739_10 = add i12 %a_read, i12 143" [dilithium2/poly.c:739]   --->   Operation 2017 'add' 'add_ln739_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln739_10 = zext i12 %add_ln739_10" [dilithium2/poly.c:739]   --->   Operation 2018 'zext' 'zext_ln739_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2019 [1/1] (0.00ns)   --->   "%sk_addr_160 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_10" [dilithium2/poly.c:739]   --->   Operation 2019 'getelementptr' 'sk_addr_160' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2020 [2/2] (2.77ns)   --->   "%sk_load_160 = load i12 %sk_addr_160" [dilithium2/poly.c:739]   --->   Operation 2020 'load' 'sk_load_160' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 73 <SV = 72> <Delay = 7.35>
ST_73 : Operation 2021 [1/1] (0.00ns)   --->   "%or_ln771_10 = or i10 %tmp_s, i10 87" [dilithium2/poly.c:771]   --->   Operation 2021 'or' 'or_ln771_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln771_42 = zext i10 %or_ln771_10" [dilithium2/poly.c:771]   --->   Operation 2022 'zext' 'zext_ln771_42' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2023 [1/1] (0.00ns)   --->   "%r_addr_87 = getelementptr i32 %r, i64 0, i64 %zext_ln771_42" [dilithium2/poly.c:771]   --->   Operation 2023 'getelementptr' 'r_addr_87' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2024 [1/2] (2.77ns)   --->   "%sk_load_159 = load i12 %sk_addr_159" [dilithium2/poly.c:772]   --->   Operation 2024 'load' 'sk_load_159' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_73 : Operation 2025 [1/1] (0.00ns)   --->   "%or_ln772_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_159, i5 %lshr_ln771_s" [dilithium2/poly.c:772]   --->   Operation 2025 'bitconcatenate' 'or_ln772_s' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln775_10 = zext i13 %or_ln772_s" [dilithium2/poly.c:775]   --->   Operation 2026 'zext' 'zext_ln775_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2027 [1/1] (1.80ns)   --->   "%sub_ln782_10 = sub i14 4096, i14 %zext_ln775_10" [dilithium2/poly.c:782]   --->   Operation 2027 'sub' 'sub_ln782_10' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln782_10 = sext i14 %sub_ln782_10" [dilithium2/poly.c:782]   --->   Operation 2028 'sext' 'sext_ln782_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2029 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_10, i10 %r_addr_87" [dilithium2/poly.c:782]   --->   Operation 2029 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 2030 [1/2] (2.77ns)   --->   "%sk_load_160 = load i12 %sk_addr_160" [dilithium2/poly.c:739]   --->   Operation 2030 'load' 'sk_load_160' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_73 : Operation 2031 [1/1] (1.77ns)   --->   "%add_ln740_11 = add i12 %a_read, i12 144" [dilithium2/poly.c:740]   --->   Operation 2031 'add' 'add_ln740_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln740_11 = zext i12 %add_ln740_11" [dilithium2/poly.c:740]   --->   Operation 2032 'zext' 'zext_ln740_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2033 [1/1] (0.00ns)   --->   "%sk_addr_161 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_11" [dilithium2/poly.c:740]   --->   Operation 2033 'getelementptr' 'sk_addr_161' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2034 [2/2] (2.77ns)   --->   "%sk_load_161 = load i12 %sk_addr_161" [dilithium2/poly.c:740]   --->   Operation 2034 'load' 'sk_load_161' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_73 : Operation 2035 [1/1] (1.77ns)   --->   "%add_ln744_11 = add i12 %a_read, i12 145" [dilithium2/poly.c:744]   --->   Operation 2035 'add' 'add_ln744_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln744_11 = zext i12 %add_ln744_11" [dilithium2/poly.c:744]   --->   Operation 2036 'zext' 'zext_ln744_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2037 [1/1] (0.00ns)   --->   "%sk_addr_162 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_11" [dilithium2/poly.c:744]   --->   Operation 2037 'getelementptr' 'sk_addr_162' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2038 [2/2] (2.77ns)   --->   "%sk_load_162 = load i12 %sk_addr_162" [dilithium2/poly.c:744]   --->   Operation 2038 'load' 'sk_load_162' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 74 <SV = 73> <Delay = 7.35>
ST_74 : Operation 2039 [1/1] (0.00ns)   --->   "%or_ln739_10 = or i10 %tmp_s, i10 88" [dilithium2/poly.c:739]   --->   Operation 2039 'or' 'or_ln739_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln739_42 = zext i10 %or_ln739_10" [dilithium2/poly.c:739]   --->   Operation 2040 'zext' 'zext_ln739_42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2041 [1/1] (0.00ns)   --->   "%r_addr_88 = getelementptr i32 %r, i64 0, i64 %zext_ln739_42" [dilithium2/poly.c:739]   --->   Operation 2041 'getelementptr' 'r_addr_88' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2042 [1/2] (2.77ns)   --->   "%sk_load_161 = load i12 %sk_addr_161" [dilithium2/poly.c:740]   --->   Operation 2042 'load' 'sk_load_161' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_74 : Operation 2043 [1/1] (0.00ns)   --->   "%trunc_ln741_11 = trunc i8 %sk_load_161" [dilithium2/poly.c:741]   --->   Operation 2043 'trunc' 'trunc_ln741_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_11, i8 %sk_load_160" [dilithium2/poly.c:741]   --->   Operation 2044 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln743_11 = zext i13 %tmp_22" [dilithium2/poly.c:743]   --->   Operation 2045 'zext' 'zext_ln743_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2046 [1/2] (2.77ns)   --->   "%sk_load_162 = load i12 %sk_addr_162" [dilithium2/poly.c:744]   --->   Operation 2046 'load' 'sk_load_162' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_74 : Operation 2047 [1/1] (1.77ns)   --->   "%add_ln745_11 = add i12 %a_read, i12 146" [dilithium2/poly.c:745]   --->   Operation 2047 'add' 'add_ln745_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln745_11 = zext i12 %add_ln745_11" [dilithium2/poly.c:745]   --->   Operation 2048 'zext' 'zext_ln745_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2049 [1/1] (0.00ns)   --->   "%sk_addr_163 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_11" [dilithium2/poly.c:745]   --->   Operation 2049 'getelementptr' 'sk_addr_163' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2050 [2/2] (2.77ns)   --->   "%sk_load_163 = load i12 %sk_addr_163" [dilithium2/poly.c:745]   --->   Operation 2050 'load' 'sk_load_163' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_74 : Operation 2051 [1/1] (1.77ns)   --->   "%add_ln749_11 = add i12 %a_read, i12 147" [dilithium2/poly.c:749]   --->   Operation 2051 'add' 'add_ln749_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln749_11 = zext i12 %add_ln749_11" [dilithium2/poly.c:749]   --->   Operation 2052 'zext' 'zext_ln749_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2053 [1/1] (0.00ns)   --->   "%sk_addr_164 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_11" [dilithium2/poly.c:749]   --->   Operation 2053 'getelementptr' 'sk_addr_164' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2054 [2/2] (2.77ns)   --->   "%sk_load_164 = load i12 %sk_addr_164" [dilithium2/poly.c:749]   --->   Operation 2054 'load' 'sk_load_164' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_74 : Operation 2055 [1/1] (1.80ns)   --->   "%sub_ln775_11 = sub i14 4096, i14 %zext_ln743_11" [dilithium2/poly.c:775]   --->   Operation 2055 'sub' 'sub_ln775_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln775_11 = sext i14 %sub_ln775_11" [dilithium2/poly.c:775]   --->   Operation 2056 'sext' 'sext_ln775_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2057 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_11, i10 %r_addr_88" [dilithium2/poly.c:775]   --->   Operation 2057 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 74> <Delay = 7.35>
ST_75 : Operation 2058 [1/1] (0.00ns)   --->   "%or_ln743_11 = or i10 %tmp_s, i10 89" [dilithium2/poly.c:743]   --->   Operation 2058 'or' 'or_ln743_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln743_75 = zext i10 %or_ln743_11" [dilithium2/poly.c:743]   --->   Operation 2059 'zext' 'zext_ln743_75' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2060 [1/1] (0.00ns)   --->   "%r_addr_89 = getelementptr i32 %r, i64 0, i64 %zext_ln743_75" [dilithium2/poly.c:743]   --->   Operation 2060 'getelementptr' 'r_addr_89' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2061 [1/1] (0.00ns)   --->   "%or_ln748_11 = or i10 %tmp_s, i10 90" [dilithium2/poly.c:748]   --->   Operation 2061 'or' 'or_ln748_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln748_43 = zext i10 %or_ln748_11" [dilithium2/poly.c:748]   --->   Operation 2062 'zext' 'zext_ln748_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2063 [1/1] (0.00ns)   --->   "%r_addr_90 = getelementptr i32 %r, i64 0, i64 %zext_ln748_43" [dilithium2/poly.c:748]   --->   Operation 2063 'getelementptr' 'r_addr_90' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%lshr_ln743_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_161, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2064 'partselect' 'lshr_ln743_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%zext_ln743_43 = zext i3 %lshr_ln743_10" [dilithium2/poly.c:743]   --->   Operation 2065 'zext' 'zext_ln743_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%trunc_ln744_11 = trunc i8 %sk_load_162" [dilithium2/poly.c:744]   --->   Operation 2066 'trunc' 'trunc_ln744_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2067 [1/2] (2.77ns)   --->   "%sk_load_163 = load i12 %sk_addr_163" [dilithium2/poly.c:745]   --->   Operation 2067 'load' 'sk_load_163' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_75 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%trunc_ln746_11 = trunc i8 %sk_load_163" [dilithium2/poly.c:746]   --->   Operation 2068 'trunc' 'trunc_ln746_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%tmp_158 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_43" [dilithium2/poly.c:746]   --->   Operation 2069 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%tmp_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_11, i3 0" [dilithium2/poly.c:746]   --->   Operation 2070 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%or_ln746_41 = or i9 %tmp_159, i9 %tmp_158" [dilithium2/poly.c:746]   --->   Operation 2071 'or' 'or_ln746_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%tmp_160 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_162, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2072 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%or_ln746_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_11, i2 %tmp_160, i9 %or_ln746_41" [dilithium2/poly.c:746]   --->   Operation 2073 'bitconcatenate' 'or_ln746_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_11)   --->   "%zext_ln748_11 = zext i13 %or_ln746_10" [dilithium2/poly.c:748]   --->   Operation 2074 'zext' 'zext_ln748_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2075 [1/1] (0.00ns)   --->   "%lshr_ln748_10 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_163, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2075 'partselect' 'lshr_ln748_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2076 [1/2] (2.77ns)   --->   "%sk_load_164 = load i12 %sk_addr_164" [dilithium2/poly.c:749]   --->   Operation 2076 'load' 'sk_load_164' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_75 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln750_11 = trunc i8 %sk_load_164" [dilithium2/poly.c:750]   --->   Operation 2077 'trunc' 'trunc_ln750_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2078 [1/1] (0.00ns)   --->   "%or_ln750_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_11, i6 %lshr_ln748_10" [dilithium2/poly.c:750]   --->   Operation 2078 'bitconcatenate' 'or_ln750_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln752_11 = zext i13 %or_ln750_10" [dilithium2/poly.c:752]   --->   Operation 2079 'zext' 'zext_ln752_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2080 [1/1] (1.77ns)   --->   "%add_ln753_11 = add i12 %a_read, i12 148" [dilithium2/poly.c:753]   --->   Operation 2080 'add' 'add_ln753_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln753_11 = zext i12 %add_ln753_11" [dilithium2/poly.c:753]   --->   Operation 2081 'zext' 'zext_ln753_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2082 [1/1] (0.00ns)   --->   "%sk_addr_165 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_11" [dilithium2/poly.c:753]   --->   Operation 2082 'getelementptr' 'sk_addr_165' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2083 [2/2] (2.77ns)   --->   "%sk_load_165 = load i12 %sk_addr_165" [dilithium2/poly.c:753]   --->   Operation 2083 'load' 'sk_load_165' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_75 : Operation 2084 [1/1] (1.77ns)   --->   "%add_ln754_11 = add i12 %a_read, i12 149" [dilithium2/poly.c:754]   --->   Operation 2084 'add' 'add_ln754_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln754_11 = zext i12 %add_ln754_11" [dilithium2/poly.c:754]   --->   Operation 2085 'zext' 'zext_ln754_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2086 [1/1] (0.00ns)   --->   "%sk_addr_166 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_11" [dilithium2/poly.c:754]   --->   Operation 2086 'getelementptr' 'sk_addr_166' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2087 [2/2] (2.77ns)   --->   "%sk_load_166 = load i12 %sk_addr_166" [dilithium2/poly.c:754]   --->   Operation 2087 'load' 'sk_load_166' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_75 : Operation 2088 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_11 = sub i14 4096, i14 %zext_ln748_11" [dilithium2/poly.c:776]   --->   Operation 2088 'sub' 'sub_ln776_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln776_11 = sext i14 %sub_ln776_11" [dilithium2/poly.c:776]   --->   Operation 2089 'sext' 'sext_ln776_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2090 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_11, i10 %r_addr_89" [dilithium2/poly.c:776]   --->   Operation 2090 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 2091 [1/1] (1.80ns)   --->   "%sub_ln777_11 = sub i14 4096, i14 %zext_ln752_11" [dilithium2/poly.c:777]   --->   Operation 2091 'sub' 'sub_ln777_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln777_11 = sext i14 %sub_ln777_11" [dilithium2/poly.c:777]   --->   Operation 2092 'sext' 'sext_ln777_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2093 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_11, i10 %r_addr_90" [dilithium2/poly.c:777]   --->   Operation 2093 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 76 <SV = 75> <Delay = 7.35>
ST_76 : Operation 2094 [1/1] (0.00ns)   --->   "%or_ln752_11 = or i10 %tmp_s, i10 91" [dilithium2/poly.c:752]   --->   Operation 2094 'or' 'or_ln752_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln752_75 = zext i10 %or_ln752_11" [dilithium2/poly.c:752]   --->   Operation 2095 'zext' 'zext_ln752_75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2096 [1/1] (0.00ns)   --->   "%r_addr_91 = getelementptr i32 %r, i64 0, i64 %zext_ln752_75" [dilithium2/poly.c:752]   --->   Operation 2096 'getelementptr' 'r_addr_91' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_164, i32 7" [dilithium2/poly.c:752]   --->   Operation 2097 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%zext_ln752_43 = zext i1 %tmp_161" [dilithium2/poly.c:752]   --->   Operation 2098 'zext' 'zext_ln752_43' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2099 [1/2] (2.77ns)   --->   "%sk_load_165 = load i12 %sk_addr_165" [dilithium2/poly.c:753]   --->   Operation 2099 'load' 'sk_load_165' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_76 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%shl_ln753_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_165, i1 0" [dilithium2/poly.c:753]   --->   Operation 2100 'bitconcatenate' 'shl_ln753_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2101 [1/2] (2.77ns)   --->   "%sk_load_166 = load i12 %sk_addr_166" [dilithium2/poly.c:754]   --->   Operation 2101 'load' 'sk_load_166' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_76 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%trunc_ln755_11 = trunc i8 %sk_load_166" [dilithium2/poly.c:755]   --->   Operation 2102 'trunc' 'trunc_ln755_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%tmp_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_43" [dilithium2/poly.c:755]   --->   Operation 2103 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%or_ln755_41 = or i9 %tmp_162, i9 %shl_ln753_10" [dilithium2/poly.c:755]   --->   Operation 2104 'or' 'or_ln755_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%or_ln755_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_11, i9 %or_ln755_41" [dilithium2/poly.c:755]   --->   Operation 2105 'bitconcatenate' 'or_ln755_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_11)   --->   "%zext_ln757_11 = zext i13 %or_ln755_10" [dilithium2/poly.c:757]   --->   Operation 2106 'zext' 'zext_ln757_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2107 [1/1] (1.77ns)   --->   "%add_ln758_11 = add i12 %a_read, i12 150" [dilithium2/poly.c:758]   --->   Operation 2107 'add' 'add_ln758_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln758_11 = zext i12 %add_ln758_11" [dilithium2/poly.c:758]   --->   Operation 2108 'zext' 'zext_ln758_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2109 [1/1] (0.00ns)   --->   "%sk_addr_167 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_11" [dilithium2/poly.c:758]   --->   Operation 2109 'getelementptr' 'sk_addr_167' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2110 [2/2] (2.77ns)   --->   "%sk_load_167 = load i12 %sk_addr_167" [dilithium2/poly.c:758]   --->   Operation 2110 'load' 'sk_load_167' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_76 : Operation 2111 [1/1] (1.77ns)   --->   "%add_ln759_11 = add i12 %a_read, i12 151" [dilithium2/poly.c:759]   --->   Operation 2111 'add' 'add_ln759_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln759_11 = zext i12 %add_ln759_11" [dilithium2/poly.c:759]   --->   Operation 2112 'zext' 'zext_ln759_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2113 [1/1] (0.00ns)   --->   "%sk_addr_168 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_11" [dilithium2/poly.c:759]   --->   Operation 2113 'getelementptr' 'sk_addr_168' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2114 [2/2] (2.77ns)   --->   "%sk_load_168 = load i12 %sk_addr_168" [dilithium2/poly.c:759]   --->   Operation 2114 'load' 'sk_load_168' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_76 : Operation 2115 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_11 = sub i14 4096, i14 %zext_ln757_11" [dilithium2/poly.c:778]   --->   Operation 2115 'sub' 'sub_ln778_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln778_11 = sext i14 %sub_ln778_11" [dilithium2/poly.c:778]   --->   Operation 2116 'sext' 'sext_ln778_11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2117 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_11, i10 %r_addr_91" [dilithium2/poly.c:778]   --->   Operation 2117 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 77 <SV = 76> <Delay = 7.35>
ST_77 : Operation 2118 [1/1] (0.00ns)   --->   "%or_ln757_11 = or i10 %tmp_s, i10 92" [dilithium2/poly.c:757]   --->   Operation 2118 'or' 'or_ln757_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln757_75 = zext i10 %or_ln757_11" [dilithium2/poly.c:757]   --->   Operation 2119 'zext' 'zext_ln757_75' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2120 [1/1] (0.00ns)   --->   "%r_addr_92 = getelementptr i32 %r, i64 0, i64 %zext_ln757_75" [dilithium2/poly.c:757]   --->   Operation 2120 'getelementptr' 'r_addr_92' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%lshr_ln757_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_166, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2121 'partselect' 'lshr_ln757_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%zext_ln757_43 = zext i4 %lshr_ln757_10" [dilithium2/poly.c:757]   --->   Operation 2122 'zext' 'zext_ln757_43' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2123 [1/2] (2.77ns)   --->   "%sk_load_167 = load i12 %sk_addr_167" [dilithium2/poly.c:758]   --->   Operation 2123 'load' 'sk_load_167' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_77 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%trunc_ln758_11 = trunc i8 %sk_load_167" [dilithium2/poly.c:758]   --->   Operation 2124 'trunc' 'trunc_ln758_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2125 [1/2] (2.77ns)   --->   "%sk_load_168 = load i12 %sk_addr_168" [dilithium2/poly.c:759]   --->   Operation 2125 'load' 'sk_load_168' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_77 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%trunc_ln760_11 = trunc i8 %sk_load_168" [dilithium2/poly.c:760]   --->   Operation 2126 'trunc' 'trunc_ln760_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%tmp_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_43" [dilithium2/poly.c:760]   --->   Operation 2127 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%tmp_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_11, i4 0" [dilithium2/poly.c:760]   --->   Operation 2128 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%or_ln760_41 = or i9 %tmp_164, i9 %tmp_163" [dilithium2/poly.c:760]   --->   Operation 2129 'or' 'or_ln760_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%tmp_165 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_167, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2130 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%or_ln760_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_11, i3 %tmp_165, i9 %or_ln760_41" [dilithium2/poly.c:760]   --->   Operation 2131 'bitconcatenate' 'or_ln760_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_11)   --->   "%zext_ln762_11 = zext i13 %or_ln760_10" [dilithium2/poly.c:762]   --->   Operation 2132 'zext' 'zext_ln762_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2133 [1/1] (0.00ns)   --->   "%lshr_ln762_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_168, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2133 'partselect' 'lshr_ln762_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2134 [1/1] (1.77ns)   --->   "%add_ln763_11 = add i12 %a_read, i12 152" [dilithium2/poly.c:763]   --->   Operation 2134 'add' 'add_ln763_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln763_11 = zext i12 %add_ln763_11" [dilithium2/poly.c:763]   --->   Operation 2135 'zext' 'zext_ln763_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2136 [1/1] (0.00ns)   --->   "%sk_addr_169 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_11" [dilithium2/poly.c:763]   --->   Operation 2136 'getelementptr' 'sk_addr_169' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2137 [2/2] (2.77ns)   --->   "%sk_load_169 = load i12 %sk_addr_169" [dilithium2/poly.c:763]   --->   Operation 2137 'load' 'sk_load_169' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_77 : Operation 2138 [1/1] (1.77ns)   --->   "%add_ln767_11 = add i12 %a_read, i12 153" [dilithium2/poly.c:767]   --->   Operation 2138 'add' 'add_ln767_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln767_11 = zext i12 %add_ln767_11" [dilithium2/poly.c:767]   --->   Operation 2139 'zext' 'zext_ln767_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2140 [1/1] (0.00ns)   --->   "%sk_addr_170 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_11" [dilithium2/poly.c:767]   --->   Operation 2140 'getelementptr' 'sk_addr_170' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2141 [2/2] (2.77ns)   --->   "%sk_load_170 = load i12 %sk_addr_170" [dilithium2/poly.c:767]   --->   Operation 2141 'load' 'sk_load_170' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_77 : Operation 2142 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_11 = sub i14 4096, i14 %zext_ln762_11" [dilithium2/poly.c:779]   --->   Operation 2142 'sub' 'sub_ln779_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln779_11 = sext i14 %sub_ln779_11" [dilithium2/poly.c:779]   --->   Operation 2143 'sext' 'sext_ln779_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2144 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_11, i10 %r_addr_92" [dilithium2/poly.c:779]   --->   Operation 2144 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 77> <Delay = 7.35>
ST_78 : Operation 2145 [1/1] (0.00ns)   --->   "%or_ln762_11 = or i10 %tmp_s, i10 93" [dilithium2/poly.c:762]   --->   Operation 2145 'or' 'or_ln762_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2146 [1/1] (0.00ns)   --->   "%zext_ln762_43 = zext i10 %or_ln762_11" [dilithium2/poly.c:762]   --->   Operation 2146 'zext' 'zext_ln762_43' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2147 [1/1] (0.00ns)   --->   "%r_addr_93 = getelementptr i32 %r, i64 0, i64 %zext_ln762_43" [dilithium2/poly.c:762]   --->   Operation 2147 'getelementptr' 'r_addr_93' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2148 [1/2] (2.77ns)   --->   "%sk_load_169 = load i12 %sk_addr_169" [dilithium2/poly.c:763]   --->   Operation 2148 'load' 'sk_load_169' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_78 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln764_11 = trunc i8 %sk_load_169" [dilithium2/poly.c:764]   --->   Operation 2149 'trunc' 'trunc_ln764_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2150 [1/1] (0.00ns)   --->   "%or_ln764_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_11, i7 %lshr_ln762_10" [dilithium2/poly.c:764]   --->   Operation 2150 'bitconcatenate' 'or_ln764_10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln766_11 = zext i13 %or_ln764_10" [dilithium2/poly.c:766]   --->   Operation 2151 'zext' 'zext_ln766_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2152 [1/2] (2.77ns)   --->   "%sk_load_170 = load i12 %sk_addr_170" [dilithium2/poly.c:767]   --->   Operation 2152 'load' 'sk_load_170' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_78 : Operation 2153 [1/1] (1.77ns)   --->   "%add_ln768_11 = add i12 %a_read, i12 154" [dilithium2/poly.c:768]   --->   Operation 2153 'add' 'add_ln768_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln768_11 = zext i12 %add_ln768_11" [dilithium2/poly.c:768]   --->   Operation 2154 'zext' 'zext_ln768_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2155 [1/1] (0.00ns)   --->   "%sk_addr_171 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_11" [dilithium2/poly.c:768]   --->   Operation 2155 'getelementptr' 'sk_addr_171' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2156 [2/2] (2.77ns)   --->   "%sk_load_171 = load i12 %sk_addr_171" [dilithium2/poly.c:768]   --->   Operation 2156 'load' 'sk_load_171' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_78 : Operation 2157 [1/1] (1.77ns)   --->   "%add_ln772_11 = add i12 %a_read, i12 155" [dilithium2/poly.c:772]   --->   Operation 2157 'add' 'add_ln772_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln772_11 = zext i12 %add_ln772_11" [dilithium2/poly.c:772]   --->   Operation 2158 'zext' 'zext_ln772_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2159 [1/1] (0.00ns)   --->   "%sk_addr_172 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_11" [dilithium2/poly.c:772]   --->   Operation 2159 'getelementptr' 'sk_addr_172' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2160 [2/2] (2.77ns)   --->   "%sk_load_172 = load i12 %sk_addr_172" [dilithium2/poly.c:772]   --->   Operation 2160 'load' 'sk_load_172' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_78 : Operation 2161 [1/1] (1.80ns)   --->   "%sub_ln780_11 = sub i14 4096, i14 %zext_ln766_11" [dilithium2/poly.c:780]   --->   Operation 2161 'sub' 'sub_ln780_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln780_11 = sext i14 %sub_ln780_11" [dilithium2/poly.c:780]   --->   Operation 2162 'sext' 'sext_ln780_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2163 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_11, i10 %r_addr_93" [dilithium2/poly.c:780]   --->   Operation 2163 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 78> <Delay = 7.35>
ST_79 : Operation 2164 [1/1] (0.00ns)   --->   "%or_ln766_11 = or i10 %tmp_s, i10 94" [dilithium2/poly.c:766]   --->   Operation 2164 'or' 'or_ln766_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln766_75 = zext i10 %or_ln766_11" [dilithium2/poly.c:766]   --->   Operation 2165 'zext' 'zext_ln766_75' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2166 [1/1] (0.00ns)   --->   "%r_addr_94 = getelementptr i32 %r, i64 0, i64 %zext_ln766_75" [dilithium2/poly.c:766]   --->   Operation 2166 'getelementptr' 'r_addr_94' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2167 [1/1] (0.00ns)   --->   "%or_ln771_11 = or i10 %tmp_s, i10 95" [dilithium2/poly.c:771]   --->   Operation 2167 'or' 'or_ln771_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln771_43 = zext i10 %or_ln771_11" [dilithium2/poly.c:771]   --->   Operation 2168 'zext' 'zext_ln771_43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2169 [1/1] (0.00ns)   --->   "%r_addr_95 = getelementptr i32 %r, i64 0, i64 %zext_ln771_43" [dilithium2/poly.c:771]   --->   Operation 2169 'getelementptr' 'r_addr_95' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%lshr_ln766_10 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_169, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2170 'partselect' 'lshr_ln766_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%zext_ln766_43 = zext i2 %lshr_ln766_10" [dilithium2/poly.c:766]   --->   Operation 2171 'zext' 'zext_ln766_43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%trunc_ln767_11 = trunc i8 %sk_load_170" [dilithium2/poly.c:767]   --->   Operation 2172 'trunc' 'trunc_ln767_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2173 [1/2] (2.77ns)   --->   "%sk_load_171 = load i12 %sk_addr_171" [dilithium2/poly.c:768]   --->   Operation 2173 'load' 'sk_load_171' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_79 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%trunc_ln769_11 = trunc i8 %sk_load_171" [dilithium2/poly.c:769]   --->   Operation 2174 'trunc' 'trunc_ln769_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%tmp_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_43" [dilithium2/poly.c:769]   --->   Operation 2175 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%tmp_167 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_11, i2 0" [dilithium2/poly.c:769]   --->   Operation 2176 'bitconcatenate' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%or_ln769_41 = or i9 %tmp_167, i9 %tmp_166" [dilithium2/poly.c:769]   --->   Operation 2177 'or' 'or_ln769_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_170, i32 7" [dilithium2/poly.c:769]   --->   Operation 2178 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%or_ln769_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_11, i1 %tmp_168, i9 %or_ln769_41" [dilithium2/poly.c:769]   --->   Operation 2179 'bitconcatenate' 'or_ln769_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_11)   --->   "%zext_ln771_11 = zext i13 %or_ln769_10" [dilithium2/poly.c:771]   --->   Operation 2180 'zext' 'zext_ln771_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2181 [1/1] (0.00ns)   --->   "%lshr_ln771_10 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_171, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2181 'partselect' 'lshr_ln771_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2182 [1/2] (2.77ns)   --->   "%sk_load_172 = load i12 %sk_addr_172" [dilithium2/poly.c:772]   --->   Operation 2182 'load' 'sk_load_172' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_79 : Operation 2183 [1/1] (0.00ns)   --->   "%or_ln772_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_172, i5 %lshr_ln771_10" [dilithium2/poly.c:772]   --->   Operation 2183 'bitconcatenate' 'or_ln772_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln775_11 = zext i13 %or_ln772_10" [dilithium2/poly.c:775]   --->   Operation 2184 'zext' 'zext_ln775_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2185 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_11 = sub i14 4096, i14 %zext_ln771_11" [dilithium2/poly.c:781]   --->   Operation 2185 'sub' 'sub_ln781_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln781_11 = sext i14 %sub_ln781_11" [dilithium2/poly.c:781]   --->   Operation 2186 'sext' 'sext_ln781_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2187 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_11, i10 %r_addr_94" [dilithium2/poly.c:781]   --->   Operation 2187 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 2188 [1/1] (1.80ns)   --->   "%sub_ln782_11 = sub i14 4096, i14 %zext_ln775_11" [dilithium2/poly.c:782]   --->   Operation 2188 'sub' 'sub_ln782_11' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln782_11 = sext i14 %sub_ln782_11" [dilithium2/poly.c:782]   --->   Operation 2189 'sext' 'sext_ln782_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2190 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_11, i10 %r_addr_95" [dilithium2/poly.c:782]   --->   Operation 2190 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 2191 [1/1] (1.77ns)   --->   "%add_ln739_11 = add i12 %a_read, i12 156" [dilithium2/poly.c:739]   --->   Operation 2191 'add' 'add_ln739_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln739_11 = zext i12 %add_ln739_11" [dilithium2/poly.c:739]   --->   Operation 2192 'zext' 'zext_ln739_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2193 [1/1] (0.00ns)   --->   "%sk_addr_173 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_11" [dilithium2/poly.c:739]   --->   Operation 2193 'getelementptr' 'sk_addr_173' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2194 [2/2] (2.77ns)   --->   "%sk_load_173 = load i12 %sk_addr_173" [dilithium2/poly.c:739]   --->   Operation 2194 'load' 'sk_load_173' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_79 : Operation 2195 [1/1] (1.77ns)   --->   "%add_ln740_12 = add i12 %a_read, i12 157" [dilithium2/poly.c:740]   --->   Operation 2195 'add' 'add_ln740_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln740_12 = zext i12 %add_ln740_12" [dilithium2/poly.c:740]   --->   Operation 2196 'zext' 'zext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2197 [1/1] (0.00ns)   --->   "%sk_addr_174 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_12" [dilithium2/poly.c:740]   --->   Operation 2197 'getelementptr' 'sk_addr_174' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2198 [2/2] (2.77ns)   --->   "%sk_load_174 = load i12 %sk_addr_174" [dilithium2/poly.c:740]   --->   Operation 2198 'load' 'sk_load_174' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 80 <SV = 79> <Delay = 7.35>
ST_80 : Operation 2199 [1/1] (0.00ns)   --->   "%or_ln739_11 = or i10 %tmp_s, i10 96" [dilithium2/poly.c:739]   --->   Operation 2199 'or' 'or_ln739_11' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln739_43 = zext i10 %or_ln739_11" [dilithium2/poly.c:739]   --->   Operation 2200 'zext' 'zext_ln739_43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2201 [1/1] (0.00ns)   --->   "%r_addr_96 = getelementptr i32 %r, i64 0, i64 %zext_ln739_43" [dilithium2/poly.c:739]   --->   Operation 2201 'getelementptr' 'r_addr_96' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2202 [1/2] (2.77ns)   --->   "%sk_load_173 = load i12 %sk_addr_173" [dilithium2/poly.c:739]   --->   Operation 2202 'load' 'sk_load_173' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_80 : Operation 2203 [1/2] (2.77ns)   --->   "%sk_load_174 = load i12 %sk_addr_174" [dilithium2/poly.c:740]   --->   Operation 2203 'load' 'sk_load_174' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_80 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln741_12 = trunc i8 %sk_load_174" [dilithium2/poly.c:741]   --->   Operation 2204 'trunc' 'trunc_ln741_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_12, i8 %sk_load_173" [dilithium2/poly.c:741]   --->   Operation 2205 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln743_12 = zext i13 %tmp_24" [dilithium2/poly.c:743]   --->   Operation 2206 'zext' 'zext_ln743_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2207 [1/1] (1.77ns)   --->   "%add_ln744_12 = add i12 %a_read, i12 158" [dilithium2/poly.c:744]   --->   Operation 2207 'add' 'add_ln744_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln744_12 = zext i12 %add_ln744_12" [dilithium2/poly.c:744]   --->   Operation 2208 'zext' 'zext_ln744_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2209 [1/1] (0.00ns)   --->   "%sk_addr_175 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_12" [dilithium2/poly.c:744]   --->   Operation 2209 'getelementptr' 'sk_addr_175' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2210 [2/2] (2.77ns)   --->   "%sk_load_175 = load i12 %sk_addr_175" [dilithium2/poly.c:744]   --->   Operation 2210 'load' 'sk_load_175' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_80 : Operation 2211 [1/1] (1.77ns)   --->   "%add_ln745_12 = add i12 %a_read, i12 159" [dilithium2/poly.c:745]   --->   Operation 2211 'add' 'add_ln745_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln745_12 = zext i12 %add_ln745_12" [dilithium2/poly.c:745]   --->   Operation 2212 'zext' 'zext_ln745_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2213 [1/1] (0.00ns)   --->   "%sk_addr_176 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_12" [dilithium2/poly.c:745]   --->   Operation 2213 'getelementptr' 'sk_addr_176' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2214 [2/2] (2.77ns)   --->   "%sk_load_176 = load i12 %sk_addr_176" [dilithium2/poly.c:745]   --->   Operation 2214 'load' 'sk_load_176' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_80 : Operation 2215 [1/1] (1.80ns)   --->   "%sub_ln775_12 = sub i14 4096, i14 %zext_ln743_12" [dilithium2/poly.c:775]   --->   Operation 2215 'sub' 'sub_ln775_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln775_12 = sext i14 %sub_ln775_12" [dilithium2/poly.c:775]   --->   Operation 2216 'sext' 'sext_ln775_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2217 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_12, i10 %r_addr_96" [dilithium2/poly.c:775]   --->   Operation 2217 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 80> <Delay = 7.35>
ST_81 : Operation 2218 [1/1] (0.00ns)   --->   "%or_ln743_12 = or i10 %tmp_s, i10 97" [dilithium2/poly.c:743]   --->   Operation 2218 'or' 'or_ln743_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln743_76 = zext i10 %or_ln743_12" [dilithium2/poly.c:743]   --->   Operation 2219 'zext' 'zext_ln743_76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2220 [1/1] (0.00ns)   --->   "%r_addr_97 = getelementptr i32 %r, i64 0, i64 %zext_ln743_76" [dilithium2/poly.c:743]   --->   Operation 2220 'getelementptr' 'r_addr_97' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%lshr_ln743_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_174, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2221 'partselect' 'lshr_ln743_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%zext_ln743_44 = zext i3 %lshr_ln743_11" [dilithium2/poly.c:743]   --->   Operation 2222 'zext' 'zext_ln743_44' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2223 [1/2] (2.77ns)   --->   "%sk_load_175 = load i12 %sk_addr_175" [dilithium2/poly.c:744]   --->   Operation 2223 'load' 'sk_load_175' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_81 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%trunc_ln744_12 = trunc i8 %sk_load_175" [dilithium2/poly.c:744]   --->   Operation 2224 'trunc' 'trunc_ln744_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2225 [1/2] (2.77ns)   --->   "%sk_load_176 = load i12 %sk_addr_176" [dilithium2/poly.c:745]   --->   Operation 2225 'load' 'sk_load_176' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_81 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%trunc_ln746_12 = trunc i8 %sk_load_176" [dilithium2/poly.c:746]   --->   Operation 2226 'trunc' 'trunc_ln746_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%tmp_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_44" [dilithium2/poly.c:746]   --->   Operation 2227 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%tmp_170 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_12, i3 0" [dilithium2/poly.c:746]   --->   Operation 2228 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%or_ln746_42 = or i9 %tmp_170, i9 %tmp_169" [dilithium2/poly.c:746]   --->   Operation 2229 'or' 'or_ln746_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%tmp_171 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_175, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2230 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%or_ln746_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_12, i2 %tmp_171, i9 %or_ln746_42" [dilithium2/poly.c:746]   --->   Operation 2231 'bitconcatenate' 'or_ln746_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_12)   --->   "%zext_ln748_12 = zext i13 %or_ln746_11" [dilithium2/poly.c:748]   --->   Operation 2232 'zext' 'zext_ln748_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2233 [1/1] (0.00ns)   --->   "%lshr_ln748_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_176, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2233 'partselect' 'lshr_ln748_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2234 [1/1] (1.77ns)   --->   "%add_ln749_12 = add i12 %a_read, i12 160" [dilithium2/poly.c:749]   --->   Operation 2234 'add' 'add_ln749_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln749_12 = zext i12 %add_ln749_12" [dilithium2/poly.c:749]   --->   Operation 2235 'zext' 'zext_ln749_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2236 [1/1] (0.00ns)   --->   "%sk_addr_177 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_12" [dilithium2/poly.c:749]   --->   Operation 2236 'getelementptr' 'sk_addr_177' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2237 [2/2] (2.77ns)   --->   "%sk_load_177 = load i12 %sk_addr_177" [dilithium2/poly.c:749]   --->   Operation 2237 'load' 'sk_load_177' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_81 : Operation 2238 [1/1] (1.77ns)   --->   "%add_ln753_12 = add i12 %a_read, i12 161" [dilithium2/poly.c:753]   --->   Operation 2238 'add' 'add_ln753_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln753_12 = zext i12 %add_ln753_12" [dilithium2/poly.c:753]   --->   Operation 2239 'zext' 'zext_ln753_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2240 [1/1] (0.00ns)   --->   "%sk_addr_178 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_12" [dilithium2/poly.c:753]   --->   Operation 2240 'getelementptr' 'sk_addr_178' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2241 [2/2] (2.77ns)   --->   "%sk_load_178 = load i12 %sk_addr_178" [dilithium2/poly.c:753]   --->   Operation 2241 'load' 'sk_load_178' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_81 : Operation 2242 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_12 = sub i14 4096, i14 %zext_ln748_12" [dilithium2/poly.c:776]   --->   Operation 2242 'sub' 'sub_ln776_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln776_12 = sext i14 %sub_ln776_12" [dilithium2/poly.c:776]   --->   Operation 2243 'sext' 'sext_ln776_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2244 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_12, i10 %r_addr_97" [dilithium2/poly.c:776]   --->   Operation 2244 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 81> <Delay = 7.35>
ST_82 : Operation 2245 [1/1] (0.00ns)   --->   "%or_ln748_12 = or i10 %tmp_s, i10 98" [dilithium2/poly.c:748]   --->   Operation 2245 'or' 'or_ln748_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln748_44 = zext i10 %or_ln748_12" [dilithium2/poly.c:748]   --->   Operation 2246 'zext' 'zext_ln748_44' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2247 [1/1] (0.00ns)   --->   "%r_addr_98 = getelementptr i32 %r, i64 0, i64 %zext_ln748_44" [dilithium2/poly.c:748]   --->   Operation 2247 'getelementptr' 'r_addr_98' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2248 [1/2] (2.77ns)   --->   "%sk_load_177 = load i12 %sk_addr_177" [dilithium2/poly.c:749]   --->   Operation 2248 'load' 'sk_load_177' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_82 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln750_12 = trunc i8 %sk_load_177" [dilithium2/poly.c:750]   --->   Operation 2249 'trunc' 'trunc_ln750_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2250 [1/1] (0.00ns)   --->   "%or_ln750_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_12, i6 %lshr_ln748_11" [dilithium2/poly.c:750]   --->   Operation 2250 'bitconcatenate' 'or_ln750_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln752_12 = zext i13 %or_ln750_11" [dilithium2/poly.c:752]   --->   Operation 2251 'zext' 'zext_ln752_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2252 [1/2] (2.77ns)   --->   "%sk_load_178 = load i12 %sk_addr_178" [dilithium2/poly.c:753]   --->   Operation 2252 'load' 'sk_load_178' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_82 : Operation 2253 [1/1] (1.77ns)   --->   "%add_ln754_12 = add i12 %a_read, i12 162" [dilithium2/poly.c:754]   --->   Operation 2253 'add' 'add_ln754_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln754_12 = zext i12 %add_ln754_12" [dilithium2/poly.c:754]   --->   Operation 2254 'zext' 'zext_ln754_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2255 [1/1] (0.00ns)   --->   "%sk_addr_179 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_12" [dilithium2/poly.c:754]   --->   Operation 2255 'getelementptr' 'sk_addr_179' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2256 [2/2] (2.77ns)   --->   "%sk_load_179 = load i12 %sk_addr_179" [dilithium2/poly.c:754]   --->   Operation 2256 'load' 'sk_load_179' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_82 : Operation 2257 [1/1] (1.77ns)   --->   "%add_ln758_12 = add i12 %a_read, i12 163" [dilithium2/poly.c:758]   --->   Operation 2257 'add' 'add_ln758_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln758_12 = zext i12 %add_ln758_12" [dilithium2/poly.c:758]   --->   Operation 2258 'zext' 'zext_ln758_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2259 [1/1] (0.00ns)   --->   "%sk_addr_180 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_12" [dilithium2/poly.c:758]   --->   Operation 2259 'getelementptr' 'sk_addr_180' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2260 [2/2] (2.77ns)   --->   "%sk_load_180 = load i12 %sk_addr_180" [dilithium2/poly.c:758]   --->   Operation 2260 'load' 'sk_load_180' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_82 : Operation 2261 [1/1] (1.80ns)   --->   "%sub_ln777_12 = sub i14 4096, i14 %zext_ln752_12" [dilithium2/poly.c:777]   --->   Operation 2261 'sub' 'sub_ln777_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln777_12 = sext i14 %sub_ln777_12" [dilithium2/poly.c:777]   --->   Operation 2262 'sext' 'sext_ln777_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2263 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_12, i10 %r_addr_98" [dilithium2/poly.c:777]   --->   Operation 2263 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 82> <Delay = 7.35>
ST_83 : Operation 2264 [1/1] (0.00ns)   --->   "%or_ln752_12 = or i10 %tmp_s, i10 99" [dilithium2/poly.c:752]   --->   Operation 2264 'or' 'or_ln752_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln752_76 = zext i10 %or_ln752_12" [dilithium2/poly.c:752]   --->   Operation 2265 'zext' 'zext_ln752_76' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2266 [1/1] (0.00ns)   --->   "%r_addr_99 = getelementptr i32 %r, i64 0, i64 %zext_ln752_76" [dilithium2/poly.c:752]   --->   Operation 2266 'getelementptr' 'r_addr_99' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_177, i32 7" [dilithium2/poly.c:752]   --->   Operation 2267 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%zext_ln752_44 = zext i1 %tmp_172" [dilithium2/poly.c:752]   --->   Operation 2268 'zext' 'zext_ln752_44' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%shl_ln753_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_178, i1 0" [dilithium2/poly.c:753]   --->   Operation 2269 'bitconcatenate' 'shl_ln753_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2270 [1/2] (2.77ns)   --->   "%sk_load_179 = load i12 %sk_addr_179" [dilithium2/poly.c:754]   --->   Operation 2270 'load' 'sk_load_179' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_83 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%trunc_ln755_12 = trunc i8 %sk_load_179" [dilithium2/poly.c:755]   --->   Operation 2271 'trunc' 'trunc_ln755_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%tmp_173 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_44" [dilithium2/poly.c:755]   --->   Operation 2272 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%or_ln755_42 = or i9 %tmp_173, i9 %shl_ln753_11" [dilithium2/poly.c:755]   --->   Operation 2273 'or' 'or_ln755_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%or_ln755_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_12, i9 %or_ln755_42" [dilithium2/poly.c:755]   --->   Operation 2274 'bitconcatenate' 'or_ln755_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_12)   --->   "%zext_ln757_12 = zext i13 %or_ln755_11" [dilithium2/poly.c:757]   --->   Operation 2275 'zext' 'zext_ln757_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2276 [1/2] (2.77ns)   --->   "%sk_load_180 = load i12 %sk_addr_180" [dilithium2/poly.c:758]   --->   Operation 2276 'load' 'sk_load_180' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_83 : Operation 2277 [1/1] (1.77ns)   --->   "%add_ln759_12 = add i12 %a_read, i12 164" [dilithium2/poly.c:759]   --->   Operation 2277 'add' 'add_ln759_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln759_12 = zext i12 %add_ln759_12" [dilithium2/poly.c:759]   --->   Operation 2278 'zext' 'zext_ln759_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2279 [1/1] (0.00ns)   --->   "%sk_addr_181 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_12" [dilithium2/poly.c:759]   --->   Operation 2279 'getelementptr' 'sk_addr_181' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2280 [2/2] (2.77ns)   --->   "%sk_load_181 = load i12 %sk_addr_181" [dilithium2/poly.c:759]   --->   Operation 2280 'load' 'sk_load_181' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_83 : Operation 2281 [1/1] (1.77ns)   --->   "%add_ln763_12 = add i12 %a_read, i12 165" [dilithium2/poly.c:763]   --->   Operation 2281 'add' 'add_ln763_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln763_12 = zext i12 %add_ln763_12" [dilithium2/poly.c:763]   --->   Operation 2282 'zext' 'zext_ln763_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2283 [1/1] (0.00ns)   --->   "%sk_addr_182 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_12" [dilithium2/poly.c:763]   --->   Operation 2283 'getelementptr' 'sk_addr_182' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2284 [2/2] (2.77ns)   --->   "%sk_load_182 = load i12 %sk_addr_182" [dilithium2/poly.c:763]   --->   Operation 2284 'load' 'sk_load_182' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_83 : Operation 2285 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_12 = sub i14 4096, i14 %zext_ln757_12" [dilithium2/poly.c:778]   --->   Operation 2285 'sub' 'sub_ln778_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln778_12 = sext i14 %sub_ln778_12" [dilithium2/poly.c:778]   --->   Operation 2286 'sext' 'sext_ln778_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2287 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_12, i10 %r_addr_99" [dilithium2/poly.c:778]   --->   Operation 2287 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 83> <Delay = 7.35>
ST_84 : Operation 2288 [1/1] (0.00ns)   --->   "%or_ln757_12 = or i10 %tmp_s, i10 100" [dilithium2/poly.c:757]   --->   Operation 2288 'or' 'or_ln757_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln757_76 = zext i10 %or_ln757_12" [dilithium2/poly.c:757]   --->   Operation 2289 'zext' 'zext_ln757_76' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2290 [1/1] (0.00ns)   --->   "%r_addr_100 = getelementptr i32 %r, i64 0, i64 %zext_ln757_76" [dilithium2/poly.c:757]   --->   Operation 2290 'getelementptr' 'r_addr_100' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2291 [1/1] (0.00ns)   --->   "%or_ln762_12 = or i10 %tmp_s, i10 101" [dilithium2/poly.c:762]   --->   Operation 2291 'or' 'or_ln762_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln762_44 = zext i10 %or_ln762_12" [dilithium2/poly.c:762]   --->   Operation 2292 'zext' 'zext_ln762_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2293 [1/1] (0.00ns)   --->   "%r_addr_101 = getelementptr i32 %r, i64 0, i64 %zext_ln762_44" [dilithium2/poly.c:762]   --->   Operation 2293 'getelementptr' 'r_addr_101' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%lshr_ln757_11 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_179, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2294 'partselect' 'lshr_ln757_11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%zext_ln757_44 = zext i4 %lshr_ln757_11" [dilithium2/poly.c:757]   --->   Operation 2295 'zext' 'zext_ln757_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%trunc_ln758_12 = trunc i8 %sk_load_180" [dilithium2/poly.c:758]   --->   Operation 2296 'trunc' 'trunc_ln758_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2297 [1/2] (2.77ns)   --->   "%sk_load_181 = load i12 %sk_addr_181" [dilithium2/poly.c:759]   --->   Operation 2297 'load' 'sk_load_181' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_84 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%trunc_ln760_12 = trunc i8 %sk_load_181" [dilithium2/poly.c:760]   --->   Operation 2298 'trunc' 'trunc_ln760_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%tmp_174 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_44" [dilithium2/poly.c:760]   --->   Operation 2299 'bitconcatenate' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%tmp_175 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_12, i4 0" [dilithium2/poly.c:760]   --->   Operation 2300 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%or_ln760_42 = or i9 %tmp_175, i9 %tmp_174" [dilithium2/poly.c:760]   --->   Operation 2301 'or' 'or_ln760_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%tmp_176 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_180, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2302 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%or_ln760_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_12, i3 %tmp_176, i9 %or_ln760_42" [dilithium2/poly.c:760]   --->   Operation 2303 'bitconcatenate' 'or_ln760_11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_12)   --->   "%zext_ln762_12 = zext i13 %or_ln760_11" [dilithium2/poly.c:762]   --->   Operation 2304 'zext' 'zext_ln762_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2305 [1/1] (0.00ns)   --->   "%lshr_ln762_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_181, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2305 'partselect' 'lshr_ln762_11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2306 [1/2] (2.77ns)   --->   "%sk_load_182 = load i12 %sk_addr_182" [dilithium2/poly.c:763]   --->   Operation 2306 'load' 'sk_load_182' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_84 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln764_12 = trunc i8 %sk_load_182" [dilithium2/poly.c:764]   --->   Operation 2307 'trunc' 'trunc_ln764_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2308 [1/1] (0.00ns)   --->   "%or_ln764_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_12, i7 %lshr_ln762_11" [dilithium2/poly.c:764]   --->   Operation 2308 'bitconcatenate' 'or_ln764_11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln766_12 = zext i13 %or_ln764_11" [dilithium2/poly.c:766]   --->   Operation 2309 'zext' 'zext_ln766_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2310 [1/1] (1.77ns)   --->   "%add_ln767_12 = add i12 %a_read, i12 166" [dilithium2/poly.c:767]   --->   Operation 2310 'add' 'add_ln767_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln767_12 = zext i12 %add_ln767_12" [dilithium2/poly.c:767]   --->   Operation 2311 'zext' 'zext_ln767_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2312 [1/1] (0.00ns)   --->   "%sk_addr_183 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_12" [dilithium2/poly.c:767]   --->   Operation 2312 'getelementptr' 'sk_addr_183' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2313 [2/2] (2.77ns)   --->   "%sk_load_183 = load i12 %sk_addr_183" [dilithium2/poly.c:767]   --->   Operation 2313 'load' 'sk_load_183' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_84 : Operation 2314 [1/1] (1.77ns)   --->   "%add_ln768_12 = add i12 %a_read, i12 167" [dilithium2/poly.c:768]   --->   Operation 2314 'add' 'add_ln768_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln768_12 = zext i12 %add_ln768_12" [dilithium2/poly.c:768]   --->   Operation 2315 'zext' 'zext_ln768_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2316 [1/1] (0.00ns)   --->   "%sk_addr_184 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_12" [dilithium2/poly.c:768]   --->   Operation 2316 'getelementptr' 'sk_addr_184' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2317 [2/2] (2.77ns)   --->   "%sk_load_184 = load i12 %sk_addr_184" [dilithium2/poly.c:768]   --->   Operation 2317 'load' 'sk_load_184' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_84 : Operation 2318 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_12 = sub i14 4096, i14 %zext_ln762_12" [dilithium2/poly.c:779]   --->   Operation 2318 'sub' 'sub_ln779_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln779_12 = sext i14 %sub_ln779_12" [dilithium2/poly.c:779]   --->   Operation 2319 'sext' 'sext_ln779_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2320 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_12, i10 %r_addr_100" [dilithium2/poly.c:779]   --->   Operation 2320 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2321 [1/1] (1.80ns)   --->   "%sub_ln780_12 = sub i14 4096, i14 %zext_ln766_12" [dilithium2/poly.c:780]   --->   Operation 2321 'sub' 'sub_ln780_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln780_12 = sext i14 %sub_ln780_12" [dilithium2/poly.c:780]   --->   Operation 2322 'sext' 'sext_ln780_12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2323 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_12, i10 %r_addr_101" [dilithium2/poly.c:780]   --->   Operation 2323 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 84> <Delay = 7.35>
ST_85 : Operation 2324 [1/1] (0.00ns)   --->   "%or_ln766_12 = or i10 %tmp_s, i10 102" [dilithium2/poly.c:766]   --->   Operation 2324 'or' 'or_ln766_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln766_76 = zext i10 %or_ln766_12" [dilithium2/poly.c:766]   --->   Operation 2325 'zext' 'zext_ln766_76' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2326 [1/1] (0.00ns)   --->   "%r_addr_102 = getelementptr i32 %r, i64 0, i64 %zext_ln766_76" [dilithium2/poly.c:766]   --->   Operation 2326 'getelementptr' 'r_addr_102' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%lshr_ln766_11 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_182, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2327 'partselect' 'lshr_ln766_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%zext_ln766_44 = zext i2 %lshr_ln766_11" [dilithium2/poly.c:766]   --->   Operation 2328 'zext' 'zext_ln766_44' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2329 [1/2] (2.77ns)   --->   "%sk_load_183 = load i12 %sk_addr_183" [dilithium2/poly.c:767]   --->   Operation 2329 'load' 'sk_load_183' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_85 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%trunc_ln767_12 = trunc i8 %sk_load_183" [dilithium2/poly.c:767]   --->   Operation 2330 'trunc' 'trunc_ln767_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2331 [1/2] (2.77ns)   --->   "%sk_load_184 = load i12 %sk_addr_184" [dilithium2/poly.c:768]   --->   Operation 2331 'load' 'sk_load_184' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_85 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%trunc_ln769_12 = trunc i8 %sk_load_184" [dilithium2/poly.c:769]   --->   Operation 2332 'trunc' 'trunc_ln769_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%tmp_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_44" [dilithium2/poly.c:769]   --->   Operation 2333 'bitconcatenate' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%tmp_178 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_12, i2 0" [dilithium2/poly.c:769]   --->   Operation 2334 'bitconcatenate' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%or_ln769_42 = or i9 %tmp_178, i9 %tmp_177" [dilithium2/poly.c:769]   --->   Operation 2335 'or' 'or_ln769_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_183, i32 7" [dilithium2/poly.c:769]   --->   Operation 2336 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%or_ln769_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_12, i1 %tmp_179, i9 %or_ln769_42" [dilithium2/poly.c:769]   --->   Operation 2337 'bitconcatenate' 'or_ln769_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_12)   --->   "%zext_ln771_12 = zext i13 %or_ln769_11" [dilithium2/poly.c:771]   --->   Operation 2338 'zext' 'zext_ln771_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2339 [1/1] (0.00ns)   --->   "%lshr_ln771_11 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_184, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2339 'partselect' 'lshr_ln771_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2340 [1/1] (1.77ns)   --->   "%add_ln772_12 = add i12 %a_read, i12 168" [dilithium2/poly.c:772]   --->   Operation 2340 'add' 'add_ln772_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln772_12 = zext i12 %add_ln772_12" [dilithium2/poly.c:772]   --->   Operation 2341 'zext' 'zext_ln772_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2342 [1/1] (0.00ns)   --->   "%sk_addr_185 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_12" [dilithium2/poly.c:772]   --->   Operation 2342 'getelementptr' 'sk_addr_185' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2343 [2/2] (2.77ns)   --->   "%sk_load_185 = load i12 %sk_addr_185" [dilithium2/poly.c:772]   --->   Operation 2343 'load' 'sk_load_185' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_85 : Operation 2344 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_12 = sub i14 4096, i14 %zext_ln771_12" [dilithium2/poly.c:781]   --->   Operation 2344 'sub' 'sub_ln781_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln781_12 = sext i14 %sub_ln781_12" [dilithium2/poly.c:781]   --->   Operation 2345 'sext' 'sext_ln781_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2346 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_12, i10 %r_addr_102" [dilithium2/poly.c:781]   --->   Operation 2346 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2347 [1/1] (1.77ns)   --->   "%add_ln739_12 = add i12 %a_read, i12 169" [dilithium2/poly.c:739]   --->   Operation 2347 'add' 'add_ln739_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2348 [1/1] (0.00ns)   --->   "%zext_ln739_12 = zext i12 %add_ln739_12" [dilithium2/poly.c:739]   --->   Operation 2348 'zext' 'zext_ln739_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2349 [1/1] (0.00ns)   --->   "%sk_addr_186 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_12" [dilithium2/poly.c:739]   --->   Operation 2349 'getelementptr' 'sk_addr_186' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2350 [2/2] (2.77ns)   --->   "%sk_load_186 = load i12 %sk_addr_186" [dilithium2/poly.c:739]   --->   Operation 2350 'load' 'sk_load_186' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 86 <SV = 85> <Delay = 7.35>
ST_86 : Operation 2351 [1/1] (0.00ns)   --->   "%or_ln771_12 = or i10 %tmp_s, i10 103" [dilithium2/poly.c:771]   --->   Operation 2351 'or' 'or_ln771_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln771_44 = zext i10 %or_ln771_12" [dilithium2/poly.c:771]   --->   Operation 2352 'zext' 'zext_ln771_44' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2353 [1/1] (0.00ns)   --->   "%r_addr_103 = getelementptr i32 %r, i64 0, i64 %zext_ln771_44" [dilithium2/poly.c:771]   --->   Operation 2353 'getelementptr' 'r_addr_103' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2354 [1/2] (2.77ns)   --->   "%sk_load_185 = load i12 %sk_addr_185" [dilithium2/poly.c:772]   --->   Operation 2354 'load' 'sk_load_185' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_86 : Operation 2355 [1/1] (0.00ns)   --->   "%or_ln772_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_185, i5 %lshr_ln771_11" [dilithium2/poly.c:772]   --->   Operation 2355 'bitconcatenate' 'or_ln772_11' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln775_12 = zext i13 %or_ln772_11" [dilithium2/poly.c:775]   --->   Operation 2356 'zext' 'zext_ln775_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2357 [1/1] (1.80ns)   --->   "%sub_ln782_12 = sub i14 4096, i14 %zext_ln775_12" [dilithium2/poly.c:782]   --->   Operation 2357 'sub' 'sub_ln782_12' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln782_12 = sext i14 %sub_ln782_12" [dilithium2/poly.c:782]   --->   Operation 2358 'sext' 'sext_ln782_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2359 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_12, i10 %r_addr_103" [dilithium2/poly.c:782]   --->   Operation 2359 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2360 [1/2] (2.77ns)   --->   "%sk_load_186 = load i12 %sk_addr_186" [dilithium2/poly.c:739]   --->   Operation 2360 'load' 'sk_load_186' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_86 : Operation 2361 [1/1] (1.77ns)   --->   "%add_ln740_13 = add i12 %a_read, i12 170" [dilithium2/poly.c:740]   --->   Operation 2361 'add' 'add_ln740_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln740_13 = zext i12 %add_ln740_13" [dilithium2/poly.c:740]   --->   Operation 2362 'zext' 'zext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2363 [1/1] (0.00ns)   --->   "%sk_addr_187 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_13" [dilithium2/poly.c:740]   --->   Operation 2363 'getelementptr' 'sk_addr_187' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2364 [2/2] (2.77ns)   --->   "%sk_load_187 = load i12 %sk_addr_187" [dilithium2/poly.c:740]   --->   Operation 2364 'load' 'sk_load_187' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_86 : Operation 2365 [1/1] (1.77ns)   --->   "%add_ln744_13 = add i12 %a_read, i12 171" [dilithium2/poly.c:744]   --->   Operation 2365 'add' 'add_ln744_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln744_13 = zext i12 %add_ln744_13" [dilithium2/poly.c:744]   --->   Operation 2366 'zext' 'zext_ln744_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2367 [1/1] (0.00ns)   --->   "%sk_addr_188 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_13" [dilithium2/poly.c:744]   --->   Operation 2367 'getelementptr' 'sk_addr_188' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2368 [2/2] (2.77ns)   --->   "%sk_load_188 = load i12 %sk_addr_188" [dilithium2/poly.c:744]   --->   Operation 2368 'load' 'sk_load_188' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 87 <SV = 86> <Delay = 7.35>
ST_87 : Operation 2369 [1/1] (0.00ns)   --->   "%or_ln739_12 = or i10 %tmp_s, i10 104" [dilithium2/poly.c:739]   --->   Operation 2369 'or' 'or_ln739_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln739_44 = zext i10 %or_ln739_12" [dilithium2/poly.c:739]   --->   Operation 2370 'zext' 'zext_ln739_44' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2371 [1/1] (0.00ns)   --->   "%r_addr_104 = getelementptr i32 %r, i64 0, i64 %zext_ln739_44" [dilithium2/poly.c:739]   --->   Operation 2371 'getelementptr' 'r_addr_104' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2372 [1/2] (2.77ns)   --->   "%sk_load_187 = load i12 %sk_addr_187" [dilithium2/poly.c:740]   --->   Operation 2372 'load' 'sk_load_187' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_87 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln741_13 = trunc i8 %sk_load_187" [dilithium2/poly.c:741]   --->   Operation 2373 'trunc' 'trunc_ln741_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_13, i8 %sk_load_186" [dilithium2/poly.c:741]   --->   Operation 2374 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln743_13 = zext i13 %tmp_26" [dilithium2/poly.c:743]   --->   Operation 2375 'zext' 'zext_ln743_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2376 [1/2] (2.77ns)   --->   "%sk_load_188 = load i12 %sk_addr_188" [dilithium2/poly.c:744]   --->   Operation 2376 'load' 'sk_load_188' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_87 : Operation 2377 [1/1] (1.77ns)   --->   "%add_ln745_13 = add i12 %a_read, i12 172" [dilithium2/poly.c:745]   --->   Operation 2377 'add' 'add_ln745_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln745_13 = zext i12 %add_ln745_13" [dilithium2/poly.c:745]   --->   Operation 2378 'zext' 'zext_ln745_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2379 [1/1] (0.00ns)   --->   "%sk_addr_189 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_13" [dilithium2/poly.c:745]   --->   Operation 2379 'getelementptr' 'sk_addr_189' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2380 [2/2] (2.77ns)   --->   "%sk_load_189 = load i12 %sk_addr_189" [dilithium2/poly.c:745]   --->   Operation 2380 'load' 'sk_load_189' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_87 : Operation 2381 [1/1] (1.77ns)   --->   "%add_ln749_13 = add i12 %a_read, i12 173" [dilithium2/poly.c:749]   --->   Operation 2381 'add' 'add_ln749_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln749_13 = zext i12 %add_ln749_13" [dilithium2/poly.c:749]   --->   Operation 2382 'zext' 'zext_ln749_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2383 [1/1] (0.00ns)   --->   "%sk_addr_190 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_13" [dilithium2/poly.c:749]   --->   Operation 2383 'getelementptr' 'sk_addr_190' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2384 [2/2] (2.77ns)   --->   "%sk_load_190 = load i12 %sk_addr_190" [dilithium2/poly.c:749]   --->   Operation 2384 'load' 'sk_load_190' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_87 : Operation 2385 [1/1] (1.80ns)   --->   "%sub_ln775_13 = sub i14 4096, i14 %zext_ln743_13" [dilithium2/poly.c:775]   --->   Operation 2385 'sub' 'sub_ln775_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln775_13 = sext i14 %sub_ln775_13" [dilithium2/poly.c:775]   --->   Operation 2386 'sext' 'sext_ln775_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2387 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_13, i10 %r_addr_104" [dilithium2/poly.c:775]   --->   Operation 2387 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 88 <SV = 87> <Delay = 7.35>
ST_88 : Operation 2388 [1/1] (0.00ns)   --->   "%or_ln743_13 = or i10 %tmp_s, i10 105" [dilithium2/poly.c:743]   --->   Operation 2388 'or' 'or_ln743_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln743_77 = zext i10 %or_ln743_13" [dilithium2/poly.c:743]   --->   Operation 2389 'zext' 'zext_ln743_77' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2390 [1/1] (0.00ns)   --->   "%r_addr_105 = getelementptr i32 %r, i64 0, i64 %zext_ln743_77" [dilithium2/poly.c:743]   --->   Operation 2390 'getelementptr' 'r_addr_105' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2391 [1/1] (0.00ns)   --->   "%or_ln748_13 = or i10 %tmp_s, i10 106" [dilithium2/poly.c:748]   --->   Operation 2391 'or' 'or_ln748_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln748_45 = zext i10 %or_ln748_13" [dilithium2/poly.c:748]   --->   Operation 2392 'zext' 'zext_ln748_45' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2393 [1/1] (0.00ns)   --->   "%r_addr_106 = getelementptr i32 %r, i64 0, i64 %zext_ln748_45" [dilithium2/poly.c:748]   --->   Operation 2393 'getelementptr' 'r_addr_106' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%lshr_ln743_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_187, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2394 'partselect' 'lshr_ln743_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%zext_ln743_45 = zext i3 %lshr_ln743_12" [dilithium2/poly.c:743]   --->   Operation 2395 'zext' 'zext_ln743_45' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%trunc_ln744_13 = trunc i8 %sk_load_188" [dilithium2/poly.c:744]   --->   Operation 2396 'trunc' 'trunc_ln744_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2397 [1/2] (2.77ns)   --->   "%sk_load_189 = load i12 %sk_addr_189" [dilithium2/poly.c:745]   --->   Operation 2397 'load' 'sk_load_189' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_88 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%trunc_ln746_13 = trunc i8 %sk_load_189" [dilithium2/poly.c:746]   --->   Operation 2398 'trunc' 'trunc_ln746_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%tmp_180 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_45" [dilithium2/poly.c:746]   --->   Operation 2399 'bitconcatenate' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%tmp_181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_13, i3 0" [dilithium2/poly.c:746]   --->   Operation 2400 'bitconcatenate' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%or_ln746_43 = or i9 %tmp_181, i9 %tmp_180" [dilithium2/poly.c:746]   --->   Operation 2401 'or' 'or_ln746_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%tmp_182 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_188, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2402 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%or_ln746_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_13, i2 %tmp_182, i9 %or_ln746_43" [dilithium2/poly.c:746]   --->   Operation 2403 'bitconcatenate' 'or_ln746_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_13)   --->   "%zext_ln748_13 = zext i13 %or_ln746_12" [dilithium2/poly.c:748]   --->   Operation 2404 'zext' 'zext_ln748_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2405 [1/1] (0.00ns)   --->   "%lshr_ln748_12 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_189, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2405 'partselect' 'lshr_ln748_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2406 [1/2] (2.77ns)   --->   "%sk_load_190 = load i12 %sk_addr_190" [dilithium2/poly.c:749]   --->   Operation 2406 'load' 'sk_load_190' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_88 : Operation 2407 [1/1] (0.00ns)   --->   "%trunc_ln750_13 = trunc i8 %sk_load_190" [dilithium2/poly.c:750]   --->   Operation 2407 'trunc' 'trunc_ln750_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2408 [1/1] (0.00ns)   --->   "%or_ln750_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_13, i6 %lshr_ln748_12" [dilithium2/poly.c:750]   --->   Operation 2408 'bitconcatenate' 'or_ln750_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln752_13 = zext i13 %or_ln750_12" [dilithium2/poly.c:752]   --->   Operation 2409 'zext' 'zext_ln752_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2410 [1/1] (1.77ns)   --->   "%add_ln753_13 = add i12 %a_read, i12 174" [dilithium2/poly.c:753]   --->   Operation 2410 'add' 'add_ln753_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln753_13 = zext i12 %add_ln753_13" [dilithium2/poly.c:753]   --->   Operation 2411 'zext' 'zext_ln753_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2412 [1/1] (0.00ns)   --->   "%sk_addr_191 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_13" [dilithium2/poly.c:753]   --->   Operation 2412 'getelementptr' 'sk_addr_191' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2413 [2/2] (2.77ns)   --->   "%sk_load_191 = load i12 %sk_addr_191" [dilithium2/poly.c:753]   --->   Operation 2413 'load' 'sk_load_191' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_88 : Operation 2414 [1/1] (1.77ns)   --->   "%add_ln754_13 = add i12 %a_read, i12 175" [dilithium2/poly.c:754]   --->   Operation 2414 'add' 'add_ln754_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln754_13 = zext i12 %add_ln754_13" [dilithium2/poly.c:754]   --->   Operation 2415 'zext' 'zext_ln754_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2416 [1/1] (0.00ns)   --->   "%sk_addr_192 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_13" [dilithium2/poly.c:754]   --->   Operation 2416 'getelementptr' 'sk_addr_192' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2417 [2/2] (2.77ns)   --->   "%sk_load_192 = load i12 %sk_addr_192" [dilithium2/poly.c:754]   --->   Operation 2417 'load' 'sk_load_192' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_88 : Operation 2418 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_13 = sub i14 4096, i14 %zext_ln748_13" [dilithium2/poly.c:776]   --->   Operation 2418 'sub' 'sub_ln776_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln776_13 = sext i14 %sub_ln776_13" [dilithium2/poly.c:776]   --->   Operation 2419 'sext' 'sext_ln776_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2420 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_13, i10 %r_addr_105" [dilithium2/poly.c:776]   --->   Operation 2420 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2421 [1/1] (1.80ns)   --->   "%sub_ln777_13 = sub i14 4096, i14 %zext_ln752_13" [dilithium2/poly.c:777]   --->   Operation 2421 'sub' 'sub_ln777_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln777_13 = sext i14 %sub_ln777_13" [dilithium2/poly.c:777]   --->   Operation 2422 'sext' 'sext_ln777_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2423 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_13, i10 %r_addr_106" [dilithium2/poly.c:777]   --->   Operation 2423 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 89 <SV = 88> <Delay = 7.35>
ST_89 : Operation 2424 [1/1] (0.00ns)   --->   "%or_ln752_13 = or i10 %tmp_s, i10 107" [dilithium2/poly.c:752]   --->   Operation 2424 'or' 'or_ln752_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln752_77 = zext i10 %or_ln752_13" [dilithium2/poly.c:752]   --->   Operation 2425 'zext' 'zext_ln752_77' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2426 [1/1] (0.00ns)   --->   "%r_addr_107 = getelementptr i32 %r, i64 0, i64 %zext_ln752_77" [dilithium2/poly.c:752]   --->   Operation 2426 'getelementptr' 'r_addr_107' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_190, i32 7" [dilithium2/poly.c:752]   --->   Operation 2427 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%zext_ln752_45 = zext i1 %tmp_183" [dilithium2/poly.c:752]   --->   Operation 2428 'zext' 'zext_ln752_45' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2429 [1/2] (2.77ns)   --->   "%sk_load_191 = load i12 %sk_addr_191" [dilithium2/poly.c:753]   --->   Operation 2429 'load' 'sk_load_191' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_89 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%shl_ln753_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_191, i1 0" [dilithium2/poly.c:753]   --->   Operation 2430 'bitconcatenate' 'shl_ln753_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2431 [1/2] (2.77ns)   --->   "%sk_load_192 = load i12 %sk_addr_192" [dilithium2/poly.c:754]   --->   Operation 2431 'load' 'sk_load_192' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_89 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%trunc_ln755_13 = trunc i8 %sk_load_192" [dilithium2/poly.c:755]   --->   Operation 2432 'trunc' 'trunc_ln755_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%tmp_184 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_45" [dilithium2/poly.c:755]   --->   Operation 2433 'bitconcatenate' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%or_ln755_43 = or i9 %tmp_184, i9 %shl_ln753_12" [dilithium2/poly.c:755]   --->   Operation 2434 'or' 'or_ln755_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%or_ln755_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_13, i9 %or_ln755_43" [dilithium2/poly.c:755]   --->   Operation 2435 'bitconcatenate' 'or_ln755_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_13)   --->   "%zext_ln757_13 = zext i13 %or_ln755_12" [dilithium2/poly.c:757]   --->   Operation 2436 'zext' 'zext_ln757_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2437 [1/1] (1.77ns)   --->   "%add_ln758_13 = add i12 %a_read, i12 176" [dilithium2/poly.c:758]   --->   Operation 2437 'add' 'add_ln758_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln758_13 = zext i12 %add_ln758_13" [dilithium2/poly.c:758]   --->   Operation 2438 'zext' 'zext_ln758_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2439 [1/1] (0.00ns)   --->   "%sk_addr_193 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_13" [dilithium2/poly.c:758]   --->   Operation 2439 'getelementptr' 'sk_addr_193' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2440 [2/2] (2.77ns)   --->   "%sk_load_193 = load i12 %sk_addr_193" [dilithium2/poly.c:758]   --->   Operation 2440 'load' 'sk_load_193' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_89 : Operation 2441 [1/1] (1.77ns)   --->   "%add_ln759_13 = add i12 %a_read, i12 177" [dilithium2/poly.c:759]   --->   Operation 2441 'add' 'add_ln759_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln759_13 = zext i12 %add_ln759_13" [dilithium2/poly.c:759]   --->   Operation 2442 'zext' 'zext_ln759_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2443 [1/1] (0.00ns)   --->   "%sk_addr_194 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_13" [dilithium2/poly.c:759]   --->   Operation 2443 'getelementptr' 'sk_addr_194' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2444 [2/2] (2.77ns)   --->   "%sk_load_194 = load i12 %sk_addr_194" [dilithium2/poly.c:759]   --->   Operation 2444 'load' 'sk_load_194' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_89 : Operation 2445 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_13 = sub i14 4096, i14 %zext_ln757_13" [dilithium2/poly.c:778]   --->   Operation 2445 'sub' 'sub_ln778_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln778_13 = sext i14 %sub_ln778_13" [dilithium2/poly.c:778]   --->   Operation 2446 'sext' 'sext_ln778_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2447 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_13, i10 %r_addr_107" [dilithium2/poly.c:778]   --->   Operation 2447 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 90 <SV = 89> <Delay = 7.35>
ST_90 : Operation 2448 [1/1] (0.00ns)   --->   "%or_ln757_13 = or i10 %tmp_s, i10 108" [dilithium2/poly.c:757]   --->   Operation 2448 'or' 'or_ln757_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln757_77 = zext i10 %or_ln757_13" [dilithium2/poly.c:757]   --->   Operation 2449 'zext' 'zext_ln757_77' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2450 [1/1] (0.00ns)   --->   "%r_addr_108 = getelementptr i32 %r, i64 0, i64 %zext_ln757_77" [dilithium2/poly.c:757]   --->   Operation 2450 'getelementptr' 'r_addr_108' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%lshr_ln757_12 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_192, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2451 'partselect' 'lshr_ln757_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%zext_ln757_45 = zext i4 %lshr_ln757_12" [dilithium2/poly.c:757]   --->   Operation 2452 'zext' 'zext_ln757_45' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2453 [1/2] (2.77ns)   --->   "%sk_load_193 = load i12 %sk_addr_193" [dilithium2/poly.c:758]   --->   Operation 2453 'load' 'sk_load_193' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_90 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%trunc_ln758_13 = trunc i8 %sk_load_193" [dilithium2/poly.c:758]   --->   Operation 2454 'trunc' 'trunc_ln758_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2455 [1/2] (2.77ns)   --->   "%sk_load_194 = load i12 %sk_addr_194" [dilithium2/poly.c:759]   --->   Operation 2455 'load' 'sk_load_194' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_90 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%trunc_ln760_13 = trunc i8 %sk_load_194" [dilithium2/poly.c:760]   --->   Operation 2456 'trunc' 'trunc_ln760_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%tmp_185 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_45" [dilithium2/poly.c:760]   --->   Operation 2457 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%tmp_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_13, i4 0" [dilithium2/poly.c:760]   --->   Operation 2458 'bitconcatenate' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%or_ln760_43 = or i9 %tmp_186, i9 %tmp_185" [dilithium2/poly.c:760]   --->   Operation 2459 'or' 'or_ln760_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_193, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2460 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%or_ln760_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_13, i3 %tmp_187, i9 %or_ln760_43" [dilithium2/poly.c:760]   --->   Operation 2461 'bitconcatenate' 'or_ln760_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_13)   --->   "%zext_ln762_13 = zext i13 %or_ln760_12" [dilithium2/poly.c:762]   --->   Operation 2462 'zext' 'zext_ln762_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2463 [1/1] (0.00ns)   --->   "%lshr_ln762_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_194, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2463 'partselect' 'lshr_ln762_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2464 [1/1] (1.77ns)   --->   "%add_ln763_13 = add i12 %a_read, i12 178" [dilithium2/poly.c:763]   --->   Operation 2464 'add' 'add_ln763_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln763_13 = zext i12 %add_ln763_13" [dilithium2/poly.c:763]   --->   Operation 2465 'zext' 'zext_ln763_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2466 [1/1] (0.00ns)   --->   "%sk_addr_195 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_13" [dilithium2/poly.c:763]   --->   Operation 2466 'getelementptr' 'sk_addr_195' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2467 [2/2] (2.77ns)   --->   "%sk_load_195 = load i12 %sk_addr_195" [dilithium2/poly.c:763]   --->   Operation 2467 'load' 'sk_load_195' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_90 : Operation 2468 [1/1] (1.77ns)   --->   "%add_ln767_13 = add i12 %a_read, i12 179" [dilithium2/poly.c:767]   --->   Operation 2468 'add' 'add_ln767_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln767_13 = zext i12 %add_ln767_13" [dilithium2/poly.c:767]   --->   Operation 2469 'zext' 'zext_ln767_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2470 [1/1] (0.00ns)   --->   "%sk_addr_196 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_13" [dilithium2/poly.c:767]   --->   Operation 2470 'getelementptr' 'sk_addr_196' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2471 [2/2] (2.77ns)   --->   "%sk_load_196 = load i12 %sk_addr_196" [dilithium2/poly.c:767]   --->   Operation 2471 'load' 'sk_load_196' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_90 : Operation 2472 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_13 = sub i14 4096, i14 %zext_ln762_13" [dilithium2/poly.c:779]   --->   Operation 2472 'sub' 'sub_ln779_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln779_13 = sext i14 %sub_ln779_13" [dilithium2/poly.c:779]   --->   Operation 2473 'sext' 'sext_ln779_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2474 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_13, i10 %r_addr_108" [dilithium2/poly.c:779]   --->   Operation 2474 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 91 <SV = 90> <Delay = 7.35>
ST_91 : Operation 2475 [1/1] (0.00ns)   --->   "%or_ln762_13 = or i10 %tmp_s, i10 109" [dilithium2/poly.c:762]   --->   Operation 2475 'or' 'or_ln762_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln762_45 = zext i10 %or_ln762_13" [dilithium2/poly.c:762]   --->   Operation 2476 'zext' 'zext_ln762_45' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2477 [1/1] (0.00ns)   --->   "%r_addr_109 = getelementptr i32 %r, i64 0, i64 %zext_ln762_45" [dilithium2/poly.c:762]   --->   Operation 2477 'getelementptr' 'r_addr_109' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2478 [1/2] (2.77ns)   --->   "%sk_load_195 = load i12 %sk_addr_195" [dilithium2/poly.c:763]   --->   Operation 2478 'load' 'sk_load_195' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_91 : Operation 2479 [1/1] (0.00ns)   --->   "%trunc_ln764_13 = trunc i8 %sk_load_195" [dilithium2/poly.c:764]   --->   Operation 2479 'trunc' 'trunc_ln764_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2480 [1/1] (0.00ns)   --->   "%or_ln764_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_13, i7 %lshr_ln762_12" [dilithium2/poly.c:764]   --->   Operation 2480 'bitconcatenate' 'or_ln764_12' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln766_13 = zext i13 %or_ln764_12" [dilithium2/poly.c:766]   --->   Operation 2481 'zext' 'zext_ln766_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2482 [1/2] (2.77ns)   --->   "%sk_load_196 = load i12 %sk_addr_196" [dilithium2/poly.c:767]   --->   Operation 2482 'load' 'sk_load_196' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_91 : Operation 2483 [1/1] (1.77ns)   --->   "%add_ln768_13 = add i12 %a_read, i12 180" [dilithium2/poly.c:768]   --->   Operation 2483 'add' 'add_ln768_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln768_13 = zext i12 %add_ln768_13" [dilithium2/poly.c:768]   --->   Operation 2484 'zext' 'zext_ln768_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2485 [1/1] (0.00ns)   --->   "%sk_addr_197 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_13" [dilithium2/poly.c:768]   --->   Operation 2485 'getelementptr' 'sk_addr_197' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2486 [2/2] (2.77ns)   --->   "%sk_load_197 = load i12 %sk_addr_197" [dilithium2/poly.c:768]   --->   Operation 2486 'load' 'sk_load_197' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_91 : Operation 2487 [1/1] (1.77ns)   --->   "%add_ln772_13 = add i12 %a_read, i12 181" [dilithium2/poly.c:772]   --->   Operation 2487 'add' 'add_ln772_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln772_13 = zext i12 %add_ln772_13" [dilithium2/poly.c:772]   --->   Operation 2488 'zext' 'zext_ln772_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2489 [1/1] (0.00ns)   --->   "%sk_addr_198 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_13" [dilithium2/poly.c:772]   --->   Operation 2489 'getelementptr' 'sk_addr_198' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2490 [2/2] (2.77ns)   --->   "%sk_load_198 = load i12 %sk_addr_198" [dilithium2/poly.c:772]   --->   Operation 2490 'load' 'sk_load_198' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_91 : Operation 2491 [1/1] (1.80ns)   --->   "%sub_ln780_13 = sub i14 4096, i14 %zext_ln766_13" [dilithium2/poly.c:780]   --->   Operation 2491 'sub' 'sub_ln780_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln780_13 = sext i14 %sub_ln780_13" [dilithium2/poly.c:780]   --->   Operation 2492 'sext' 'sext_ln780_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2493 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_13, i10 %r_addr_109" [dilithium2/poly.c:780]   --->   Operation 2493 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 92 <SV = 91> <Delay = 7.35>
ST_92 : Operation 2494 [1/1] (0.00ns)   --->   "%or_ln766_13 = or i10 %tmp_s, i10 110" [dilithium2/poly.c:766]   --->   Operation 2494 'or' 'or_ln766_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln766_77 = zext i10 %or_ln766_13" [dilithium2/poly.c:766]   --->   Operation 2495 'zext' 'zext_ln766_77' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2496 [1/1] (0.00ns)   --->   "%r_addr_110 = getelementptr i32 %r, i64 0, i64 %zext_ln766_77" [dilithium2/poly.c:766]   --->   Operation 2496 'getelementptr' 'r_addr_110' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2497 [1/1] (0.00ns)   --->   "%or_ln771_13 = or i10 %tmp_s, i10 111" [dilithium2/poly.c:771]   --->   Operation 2497 'or' 'or_ln771_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln771_45 = zext i10 %or_ln771_13" [dilithium2/poly.c:771]   --->   Operation 2498 'zext' 'zext_ln771_45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2499 [1/1] (0.00ns)   --->   "%r_addr_111 = getelementptr i32 %r, i64 0, i64 %zext_ln771_45" [dilithium2/poly.c:771]   --->   Operation 2499 'getelementptr' 'r_addr_111' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%lshr_ln766_12 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_195, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2500 'partselect' 'lshr_ln766_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%zext_ln766_45 = zext i2 %lshr_ln766_12" [dilithium2/poly.c:766]   --->   Operation 2501 'zext' 'zext_ln766_45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%trunc_ln767_13 = trunc i8 %sk_load_196" [dilithium2/poly.c:767]   --->   Operation 2502 'trunc' 'trunc_ln767_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2503 [1/2] (2.77ns)   --->   "%sk_load_197 = load i12 %sk_addr_197" [dilithium2/poly.c:768]   --->   Operation 2503 'load' 'sk_load_197' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_92 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%trunc_ln769_13 = trunc i8 %sk_load_197" [dilithium2/poly.c:769]   --->   Operation 2504 'trunc' 'trunc_ln769_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%tmp_188 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_45" [dilithium2/poly.c:769]   --->   Operation 2505 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%tmp_189 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_13, i2 0" [dilithium2/poly.c:769]   --->   Operation 2506 'bitconcatenate' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%or_ln769_43 = or i9 %tmp_189, i9 %tmp_188" [dilithium2/poly.c:769]   --->   Operation 2507 'or' 'or_ln769_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_196, i32 7" [dilithium2/poly.c:769]   --->   Operation 2508 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%or_ln769_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_13, i1 %tmp_190, i9 %or_ln769_43" [dilithium2/poly.c:769]   --->   Operation 2509 'bitconcatenate' 'or_ln769_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_13)   --->   "%zext_ln771_13 = zext i13 %or_ln769_12" [dilithium2/poly.c:771]   --->   Operation 2510 'zext' 'zext_ln771_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2511 [1/1] (0.00ns)   --->   "%lshr_ln771_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_197, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2511 'partselect' 'lshr_ln771_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2512 [1/2] (2.77ns)   --->   "%sk_load_198 = load i12 %sk_addr_198" [dilithium2/poly.c:772]   --->   Operation 2512 'load' 'sk_load_198' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_92 : Operation 2513 [1/1] (0.00ns)   --->   "%or_ln772_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_198, i5 %lshr_ln771_12" [dilithium2/poly.c:772]   --->   Operation 2513 'bitconcatenate' 'or_ln772_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln775_13 = zext i13 %or_ln772_12" [dilithium2/poly.c:775]   --->   Operation 2514 'zext' 'zext_ln775_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2515 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_13 = sub i14 4096, i14 %zext_ln771_13" [dilithium2/poly.c:781]   --->   Operation 2515 'sub' 'sub_ln781_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln781_13 = sext i14 %sub_ln781_13" [dilithium2/poly.c:781]   --->   Operation 2516 'sext' 'sext_ln781_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2517 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_13, i10 %r_addr_110" [dilithium2/poly.c:781]   --->   Operation 2517 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2518 [1/1] (1.80ns)   --->   "%sub_ln782_13 = sub i14 4096, i14 %zext_ln775_13" [dilithium2/poly.c:782]   --->   Operation 2518 'sub' 'sub_ln782_13' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln782_13 = sext i14 %sub_ln782_13" [dilithium2/poly.c:782]   --->   Operation 2519 'sext' 'sext_ln782_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2520 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_13, i10 %r_addr_111" [dilithium2/poly.c:782]   --->   Operation 2520 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2521 [1/1] (1.77ns)   --->   "%add_ln739_13 = add i12 %a_read, i12 182" [dilithium2/poly.c:739]   --->   Operation 2521 'add' 'add_ln739_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln739_13 = zext i12 %add_ln739_13" [dilithium2/poly.c:739]   --->   Operation 2522 'zext' 'zext_ln739_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2523 [1/1] (0.00ns)   --->   "%sk_addr_199 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_13" [dilithium2/poly.c:739]   --->   Operation 2523 'getelementptr' 'sk_addr_199' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2524 [2/2] (2.77ns)   --->   "%sk_load_199 = load i12 %sk_addr_199" [dilithium2/poly.c:739]   --->   Operation 2524 'load' 'sk_load_199' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_92 : Operation 2525 [1/1] (1.77ns)   --->   "%add_ln740_14 = add i12 %a_read, i12 183" [dilithium2/poly.c:740]   --->   Operation 2525 'add' 'add_ln740_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln740_14 = zext i12 %add_ln740_14" [dilithium2/poly.c:740]   --->   Operation 2526 'zext' 'zext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2527 [1/1] (0.00ns)   --->   "%sk_addr_200 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_14" [dilithium2/poly.c:740]   --->   Operation 2527 'getelementptr' 'sk_addr_200' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2528 [2/2] (2.77ns)   --->   "%sk_load_200 = load i12 %sk_addr_200" [dilithium2/poly.c:740]   --->   Operation 2528 'load' 'sk_load_200' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 93 <SV = 92> <Delay = 7.35>
ST_93 : Operation 2529 [1/1] (0.00ns)   --->   "%or_ln739_13 = or i10 %tmp_s, i10 112" [dilithium2/poly.c:739]   --->   Operation 2529 'or' 'or_ln739_13' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln739_45 = zext i10 %or_ln739_13" [dilithium2/poly.c:739]   --->   Operation 2530 'zext' 'zext_ln739_45' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2531 [1/1] (0.00ns)   --->   "%r_addr_112 = getelementptr i32 %r, i64 0, i64 %zext_ln739_45" [dilithium2/poly.c:739]   --->   Operation 2531 'getelementptr' 'r_addr_112' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2532 [1/2] (2.77ns)   --->   "%sk_load_199 = load i12 %sk_addr_199" [dilithium2/poly.c:739]   --->   Operation 2532 'load' 'sk_load_199' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_93 : Operation 2533 [1/2] (2.77ns)   --->   "%sk_load_200 = load i12 %sk_addr_200" [dilithium2/poly.c:740]   --->   Operation 2533 'load' 'sk_load_200' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_93 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln741_14 = trunc i8 %sk_load_200" [dilithium2/poly.c:741]   --->   Operation 2534 'trunc' 'trunc_ln741_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_14, i8 %sk_load_199" [dilithium2/poly.c:741]   --->   Operation 2535 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln743_14 = zext i13 %tmp_28" [dilithium2/poly.c:743]   --->   Operation 2536 'zext' 'zext_ln743_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2537 [1/1] (1.77ns)   --->   "%add_ln744_14 = add i12 %a_read, i12 184" [dilithium2/poly.c:744]   --->   Operation 2537 'add' 'add_ln744_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2538 [1/1] (0.00ns)   --->   "%zext_ln744_14 = zext i12 %add_ln744_14" [dilithium2/poly.c:744]   --->   Operation 2538 'zext' 'zext_ln744_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2539 [1/1] (0.00ns)   --->   "%sk_addr_201 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_14" [dilithium2/poly.c:744]   --->   Operation 2539 'getelementptr' 'sk_addr_201' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2540 [2/2] (2.77ns)   --->   "%sk_load_201 = load i12 %sk_addr_201" [dilithium2/poly.c:744]   --->   Operation 2540 'load' 'sk_load_201' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_93 : Operation 2541 [1/1] (1.77ns)   --->   "%add_ln745_14 = add i12 %a_read, i12 185" [dilithium2/poly.c:745]   --->   Operation 2541 'add' 'add_ln745_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln745_14 = zext i12 %add_ln745_14" [dilithium2/poly.c:745]   --->   Operation 2542 'zext' 'zext_ln745_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2543 [1/1] (0.00ns)   --->   "%sk_addr_202 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_14" [dilithium2/poly.c:745]   --->   Operation 2543 'getelementptr' 'sk_addr_202' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2544 [2/2] (2.77ns)   --->   "%sk_load_202 = load i12 %sk_addr_202" [dilithium2/poly.c:745]   --->   Operation 2544 'load' 'sk_load_202' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_93 : Operation 2545 [1/1] (1.80ns)   --->   "%sub_ln775_14 = sub i14 4096, i14 %zext_ln743_14" [dilithium2/poly.c:775]   --->   Operation 2545 'sub' 'sub_ln775_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln775_14 = sext i14 %sub_ln775_14" [dilithium2/poly.c:775]   --->   Operation 2546 'sext' 'sext_ln775_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2547 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_14, i10 %r_addr_112" [dilithium2/poly.c:775]   --->   Operation 2547 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 94 <SV = 93> <Delay = 7.35>
ST_94 : Operation 2548 [1/1] (0.00ns)   --->   "%or_ln743_14 = or i10 %tmp_s, i10 113" [dilithium2/poly.c:743]   --->   Operation 2548 'or' 'or_ln743_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln743_78 = zext i10 %or_ln743_14" [dilithium2/poly.c:743]   --->   Operation 2549 'zext' 'zext_ln743_78' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2550 [1/1] (0.00ns)   --->   "%r_addr_113 = getelementptr i32 %r, i64 0, i64 %zext_ln743_78" [dilithium2/poly.c:743]   --->   Operation 2550 'getelementptr' 'r_addr_113' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%lshr_ln743_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_200, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2551 'partselect' 'lshr_ln743_13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%zext_ln743_46 = zext i3 %lshr_ln743_13" [dilithium2/poly.c:743]   --->   Operation 2552 'zext' 'zext_ln743_46' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2553 [1/2] (2.77ns)   --->   "%sk_load_201 = load i12 %sk_addr_201" [dilithium2/poly.c:744]   --->   Operation 2553 'load' 'sk_load_201' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_94 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%trunc_ln744_14 = trunc i8 %sk_load_201" [dilithium2/poly.c:744]   --->   Operation 2554 'trunc' 'trunc_ln744_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2555 [1/2] (2.77ns)   --->   "%sk_load_202 = load i12 %sk_addr_202" [dilithium2/poly.c:745]   --->   Operation 2555 'load' 'sk_load_202' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_94 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%trunc_ln746_14 = trunc i8 %sk_load_202" [dilithium2/poly.c:746]   --->   Operation 2556 'trunc' 'trunc_ln746_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%tmp_191 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_46" [dilithium2/poly.c:746]   --->   Operation 2557 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%tmp_192 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_14, i3 0" [dilithium2/poly.c:746]   --->   Operation 2558 'bitconcatenate' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%or_ln746_44 = or i9 %tmp_192, i9 %tmp_191" [dilithium2/poly.c:746]   --->   Operation 2559 'or' 'or_ln746_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%tmp_193 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_201, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2560 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%or_ln746_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_14, i2 %tmp_193, i9 %or_ln746_44" [dilithium2/poly.c:746]   --->   Operation 2561 'bitconcatenate' 'or_ln746_13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_14)   --->   "%zext_ln748_14 = zext i13 %or_ln746_13" [dilithium2/poly.c:748]   --->   Operation 2562 'zext' 'zext_ln748_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2563 [1/1] (0.00ns)   --->   "%lshr_ln748_13 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_202, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2563 'partselect' 'lshr_ln748_13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2564 [1/1] (1.77ns)   --->   "%add_ln749_14 = add i12 %a_read, i12 186" [dilithium2/poly.c:749]   --->   Operation 2564 'add' 'add_ln749_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln749_14 = zext i12 %add_ln749_14" [dilithium2/poly.c:749]   --->   Operation 2565 'zext' 'zext_ln749_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2566 [1/1] (0.00ns)   --->   "%sk_addr_203 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_14" [dilithium2/poly.c:749]   --->   Operation 2566 'getelementptr' 'sk_addr_203' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2567 [2/2] (2.77ns)   --->   "%sk_load_203 = load i12 %sk_addr_203" [dilithium2/poly.c:749]   --->   Operation 2567 'load' 'sk_load_203' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_94 : Operation 2568 [1/1] (1.77ns)   --->   "%add_ln753_14 = add i12 %a_read, i12 187" [dilithium2/poly.c:753]   --->   Operation 2568 'add' 'add_ln753_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln753_14 = zext i12 %add_ln753_14" [dilithium2/poly.c:753]   --->   Operation 2569 'zext' 'zext_ln753_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2570 [1/1] (0.00ns)   --->   "%sk_addr_204 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_14" [dilithium2/poly.c:753]   --->   Operation 2570 'getelementptr' 'sk_addr_204' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2571 [2/2] (2.77ns)   --->   "%sk_load_204 = load i12 %sk_addr_204" [dilithium2/poly.c:753]   --->   Operation 2571 'load' 'sk_load_204' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_94 : Operation 2572 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_14 = sub i14 4096, i14 %zext_ln748_14" [dilithium2/poly.c:776]   --->   Operation 2572 'sub' 'sub_ln776_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln776_14 = sext i14 %sub_ln776_14" [dilithium2/poly.c:776]   --->   Operation 2573 'sext' 'sext_ln776_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2574 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_14, i10 %r_addr_113" [dilithium2/poly.c:776]   --->   Operation 2574 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 95 <SV = 94> <Delay = 7.35>
ST_95 : Operation 2575 [1/1] (0.00ns)   --->   "%or_ln748_14 = or i10 %tmp_s, i10 114" [dilithium2/poly.c:748]   --->   Operation 2575 'or' 'or_ln748_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln748_46 = zext i10 %or_ln748_14" [dilithium2/poly.c:748]   --->   Operation 2576 'zext' 'zext_ln748_46' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2577 [1/1] (0.00ns)   --->   "%r_addr_114 = getelementptr i32 %r, i64 0, i64 %zext_ln748_46" [dilithium2/poly.c:748]   --->   Operation 2577 'getelementptr' 'r_addr_114' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2578 [1/2] (2.77ns)   --->   "%sk_load_203 = load i12 %sk_addr_203" [dilithium2/poly.c:749]   --->   Operation 2578 'load' 'sk_load_203' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_95 : Operation 2579 [1/1] (0.00ns)   --->   "%trunc_ln750_14 = trunc i8 %sk_load_203" [dilithium2/poly.c:750]   --->   Operation 2579 'trunc' 'trunc_ln750_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2580 [1/1] (0.00ns)   --->   "%or_ln750_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_14, i6 %lshr_ln748_13" [dilithium2/poly.c:750]   --->   Operation 2580 'bitconcatenate' 'or_ln750_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln752_14 = zext i13 %or_ln750_13" [dilithium2/poly.c:752]   --->   Operation 2581 'zext' 'zext_ln752_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2582 [1/2] (2.77ns)   --->   "%sk_load_204 = load i12 %sk_addr_204" [dilithium2/poly.c:753]   --->   Operation 2582 'load' 'sk_load_204' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_95 : Operation 2583 [1/1] (1.77ns)   --->   "%add_ln754_14 = add i12 %a_read, i12 188" [dilithium2/poly.c:754]   --->   Operation 2583 'add' 'add_ln754_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln754_14 = zext i12 %add_ln754_14" [dilithium2/poly.c:754]   --->   Operation 2584 'zext' 'zext_ln754_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2585 [1/1] (0.00ns)   --->   "%sk_addr_205 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_14" [dilithium2/poly.c:754]   --->   Operation 2585 'getelementptr' 'sk_addr_205' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2586 [2/2] (2.77ns)   --->   "%sk_load_205 = load i12 %sk_addr_205" [dilithium2/poly.c:754]   --->   Operation 2586 'load' 'sk_load_205' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_95 : Operation 2587 [1/1] (1.77ns)   --->   "%add_ln758_14 = add i12 %a_read, i12 189" [dilithium2/poly.c:758]   --->   Operation 2587 'add' 'add_ln758_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln758_14 = zext i12 %add_ln758_14" [dilithium2/poly.c:758]   --->   Operation 2588 'zext' 'zext_ln758_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2589 [1/1] (0.00ns)   --->   "%sk_addr_206 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_14" [dilithium2/poly.c:758]   --->   Operation 2589 'getelementptr' 'sk_addr_206' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2590 [2/2] (2.77ns)   --->   "%sk_load_206 = load i12 %sk_addr_206" [dilithium2/poly.c:758]   --->   Operation 2590 'load' 'sk_load_206' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_95 : Operation 2591 [1/1] (1.80ns)   --->   "%sub_ln777_14 = sub i14 4096, i14 %zext_ln752_14" [dilithium2/poly.c:777]   --->   Operation 2591 'sub' 'sub_ln777_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln777_14 = sext i14 %sub_ln777_14" [dilithium2/poly.c:777]   --->   Operation 2592 'sext' 'sext_ln777_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2593 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_14, i10 %r_addr_114" [dilithium2/poly.c:777]   --->   Operation 2593 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 96 <SV = 95> <Delay = 7.35>
ST_96 : Operation 2594 [1/1] (0.00ns)   --->   "%or_ln752_14 = or i10 %tmp_s, i10 115" [dilithium2/poly.c:752]   --->   Operation 2594 'or' 'or_ln752_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln752_78 = zext i10 %or_ln752_14" [dilithium2/poly.c:752]   --->   Operation 2595 'zext' 'zext_ln752_78' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2596 [1/1] (0.00ns)   --->   "%r_addr_115 = getelementptr i32 %r, i64 0, i64 %zext_ln752_78" [dilithium2/poly.c:752]   --->   Operation 2596 'getelementptr' 'r_addr_115' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_203, i32 7" [dilithium2/poly.c:752]   --->   Operation 2597 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%zext_ln752_46 = zext i1 %tmp_194" [dilithium2/poly.c:752]   --->   Operation 2598 'zext' 'zext_ln752_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%shl_ln753_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_204, i1 0" [dilithium2/poly.c:753]   --->   Operation 2599 'bitconcatenate' 'shl_ln753_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2600 [1/2] (2.77ns)   --->   "%sk_load_205 = load i12 %sk_addr_205" [dilithium2/poly.c:754]   --->   Operation 2600 'load' 'sk_load_205' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_96 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%trunc_ln755_14 = trunc i8 %sk_load_205" [dilithium2/poly.c:755]   --->   Operation 2601 'trunc' 'trunc_ln755_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%tmp_195 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_46" [dilithium2/poly.c:755]   --->   Operation 2602 'bitconcatenate' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%or_ln755_44 = or i9 %tmp_195, i9 %shl_ln753_13" [dilithium2/poly.c:755]   --->   Operation 2603 'or' 'or_ln755_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%or_ln755_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_14, i9 %or_ln755_44" [dilithium2/poly.c:755]   --->   Operation 2604 'bitconcatenate' 'or_ln755_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_14)   --->   "%zext_ln757_14 = zext i13 %or_ln755_13" [dilithium2/poly.c:757]   --->   Operation 2605 'zext' 'zext_ln757_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2606 [1/2] (2.77ns)   --->   "%sk_load_206 = load i12 %sk_addr_206" [dilithium2/poly.c:758]   --->   Operation 2606 'load' 'sk_load_206' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_96 : Operation 2607 [1/1] (1.77ns)   --->   "%add_ln759_14 = add i12 %a_read, i12 190" [dilithium2/poly.c:759]   --->   Operation 2607 'add' 'add_ln759_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2608 [1/1] (0.00ns)   --->   "%zext_ln759_14 = zext i12 %add_ln759_14" [dilithium2/poly.c:759]   --->   Operation 2608 'zext' 'zext_ln759_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2609 [1/1] (0.00ns)   --->   "%sk_addr_207 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_14" [dilithium2/poly.c:759]   --->   Operation 2609 'getelementptr' 'sk_addr_207' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2610 [2/2] (2.77ns)   --->   "%sk_load_207 = load i12 %sk_addr_207" [dilithium2/poly.c:759]   --->   Operation 2610 'load' 'sk_load_207' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_96 : Operation 2611 [1/1] (1.77ns)   --->   "%add_ln763_14 = add i12 %a_read, i12 191" [dilithium2/poly.c:763]   --->   Operation 2611 'add' 'add_ln763_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln763_14 = zext i12 %add_ln763_14" [dilithium2/poly.c:763]   --->   Operation 2612 'zext' 'zext_ln763_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2613 [1/1] (0.00ns)   --->   "%sk_addr_208 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_14" [dilithium2/poly.c:763]   --->   Operation 2613 'getelementptr' 'sk_addr_208' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2614 [2/2] (2.77ns)   --->   "%sk_load_208 = load i12 %sk_addr_208" [dilithium2/poly.c:763]   --->   Operation 2614 'load' 'sk_load_208' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_96 : Operation 2615 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_14 = sub i14 4096, i14 %zext_ln757_14" [dilithium2/poly.c:778]   --->   Operation 2615 'sub' 'sub_ln778_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln778_14 = sext i14 %sub_ln778_14" [dilithium2/poly.c:778]   --->   Operation 2616 'sext' 'sext_ln778_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2617 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_14, i10 %r_addr_115" [dilithium2/poly.c:778]   --->   Operation 2617 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 97 <SV = 96> <Delay = 7.35>
ST_97 : Operation 2618 [1/1] (0.00ns)   --->   "%or_ln757_14 = or i10 %tmp_s, i10 116" [dilithium2/poly.c:757]   --->   Operation 2618 'or' 'or_ln757_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln757_78 = zext i10 %or_ln757_14" [dilithium2/poly.c:757]   --->   Operation 2619 'zext' 'zext_ln757_78' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2620 [1/1] (0.00ns)   --->   "%r_addr_116 = getelementptr i32 %r, i64 0, i64 %zext_ln757_78" [dilithium2/poly.c:757]   --->   Operation 2620 'getelementptr' 'r_addr_116' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2621 [1/1] (0.00ns)   --->   "%or_ln762_14 = or i10 %tmp_s, i10 117" [dilithium2/poly.c:762]   --->   Operation 2621 'or' 'or_ln762_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln762_46 = zext i10 %or_ln762_14" [dilithium2/poly.c:762]   --->   Operation 2622 'zext' 'zext_ln762_46' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2623 [1/1] (0.00ns)   --->   "%r_addr_117 = getelementptr i32 %r, i64 0, i64 %zext_ln762_46" [dilithium2/poly.c:762]   --->   Operation 2623 'getelementptr' 'r_addr_117' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%lshr_ln757_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_205, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2624 'partselect' 'lshr_ln757_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%zext_ln757_46 = zext i4 %lshr_ln757_13" [dilithium2/poly.c:757]   --->   Operation 2625 'zext' 'zext_ln757_46' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%trunc_ln758_14 = trunc i8 %sk_load_206" [dilithium2/poly.c:758]   --->   Operation 2626 'trunc' 'trunc_ln758_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2627 [1/2] (2.77ns)   --->   "%sk_load_207 = load i12 %sk_addr_207" [dilithium2/poly.c:759]   --->   Operation 2627 'load' 'sk_load_207' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_97 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%trunc_ln760_14 = trunc i8 %sk_load_207" [dilithium2/poly.c:760]   --->   Operation 2628 'trunc' 'trunc_ln760_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%tmp_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_46" [dilithium2/poly.c:760]   --->   Operation 2629 'bitconcatenate' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%tmp_197 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_14, i4 0" [dilithium2/poly.c:760]   --->   Operation 2630 'bitconcatenate' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%or_ln760_44 = or i9 %tmp_197, i9 %tmp_196" [dilithium2/poly.c:760]   --->   Operation 2631 'or' 'or_ln760_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%tmp_198 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_206, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2632 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%or_ln760_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_14, i3 %tmp_198, i9 %or_ln760_44" [dilithium2/poly.c:760]   --->   Operation 2633 'bitconcatenate' 'or_ln760_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_14)   --->   "%zext_ln762_14 = zext i13 %or_ln760_13" [dilithium2/poly.c:762]   --->   Operation 2634 'zext' 'zext_ln762_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2635 [1/1] (0.00ns)   --->   "%lshr_ln762_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_207, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2635 'partselect' 'lshr_ln762_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2636 [1/2] (2.77ns)   --->   "%sk_load_208 = load i12 %sk_addr_208" [dilithium2/poly.c:763]   --->   Operation 2636 'load' 'sk_load_208' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_97 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln764_14 = trunc i8 %sk_load_208" [dilithium2/poly.c:764]   --->   Operation 2637 'trunc' 'trunc_ln764_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2638 [1/1] (0.00ns)   --->   "%or_ln764_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_14, i7 %lshr_ln762_13" [dilithium2/poly.c:764]   --->   Operation 2638 'bitconcatenate' 'or_ln764_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2639 [1/1] (0.00ns)   --->   "%zext_ln766_14 = zext i13 %or_ln764_13" [dilithium2/poly.c:766]   --->   Operation 2639 'zext' 'zext_ln766_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2640 [1/1] (1.77ns)   --->   "%add_ln767_14 = add i12 %a_read, i12 192" [dilithium2/poly.c:767]   --->   Operation 2640 'add' 'add_ln767_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln767_14 = zext i12 %add_ln767_14" [dilithium2/poly.c:767]   --->   Operation 2641 'zext' 'zext_ln767_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2642 [1/1] (0.00ns)   --->   "%sk_addr_209 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_14" [dilithium2/poly.c:767]   --->   Operation 2642 'getelementptr' 'sk_addr_209' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2643 [2/2] (2.77ns)   --->   "%sk_load_209 = load i12 %sk_addr_209" [dilithium2/poly.c:767]   --->   Operation 2643 'load' 'sk_load_209' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_97 : Operation 2644 [1/1] (1.77ns)   --->   "%add_ln768_14 = add i12 %a_read, i12 193" [dilithium2/poly.c:768]   --->   Operation 2644 'add' 'add_ln768_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln768_14 = zext i12 %add_ln768_14" [dilithium2/poly.c:768]   --->   Operation 2645 'zext' 'zext_ln768_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2646 [1/1] (0.00ns)   --->   "%sk_addr_210 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_14" [dilithium2/poly.c:768]   --->   Operation 2646 'getelementptr' 'sk_addr_210' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2647 [2/2] (2.77ns)   --->   "%sk_load_210 = load i12 %sk_addr_210" [dilithium2/poly.c:768]   --->   Operation 2647 'load' 'sk_load_210' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_97 : Operation 2648 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_14 = sub i14 4096, i14 %zext_ln762_14" [dilithium2/poly.c:779]   --->   Operation 2648 'sub' 'sub_ln779_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln779_14 = sext i14 %sub_ln779_14" [dilithium2/poly.c:779]   --->   Operation 2649 'sext' 'sext_ln779_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2650 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_14, i10 %r_addr_116" [dilithium2/poly.c:779]   --->   Operation 2650 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2651 [1/1] (1.80ns)   --->   "%sub_ln780_14 = sub i14 4096, i14 %zext_ln766_14" [dilithium2/poly.c:780]   --->   Operation 2651 'sub' 'sub_ln780_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln780_14 = sext i14 %sub_ln780_14" [dilithium2/poly.c:780]   --->   Operation 2652 'sext' 'sext_ln780_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2653 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_14, i10 %r_addr_117" [dilithium2/poly.c:780]   --->   Operation 2653 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 98 <SV = 97> <Delay = 7.35>
ST_98 : Operation 2654 [1/1] (0.00ns)   --->   "%or_ln766_14 = or i10 %tmp_s, i10 118" [dilithium2/poly.c:766]   --->   Operation 2654 'or' 'or_ln766_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln766_78 = zext i10 %or_ln766_14" [dilithium2/poly.c:766]   --->   Operation 2655 'zext' 'zext_ln766_78' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2656 [1/1] (0.00ns)   --->   "%r_addr_118 = getelementptr i32 %r, i64 0, i64 %zext_ln766_78" [dilithium2/poly.c:766]   --->   Operation 2656 'getelementptr' 'r_addr_118' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%lshr_ln766_13 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_208, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2657 'partselect' 'lshr_ln766_13' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%zext_ln766_46 = zext i2 %lshr_ln766_13" [dilithium2/poly.c:766]   --->   Operation 2658 'zext' 'zext_ln766_46' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2659 [1/2] (2.77ns)   --->   "%sk_load_209 = load i12 %sk_addr_209" [dilithium2/poly.c:767]   --->   Operation 2659 'load' 'sk_load_209' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_98 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%trunc_ln767_14 = trunc i8 %sk_load_209" [dilithium2/poly.c:767]   --->   Operation 2660 'trunc' 'trunc_ln767_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2661 [1/2] (2.77ns)   --->   "%sk_load_210 = load i12 %sk_addr_210" [dilithium2/poly.c:768]   --->   Operation 2661 'load' 'sk_load_210' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_98 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%trunc_ln769_14 = trunc i8 %sk_load_210" [dilithium2/poly.c:769]   --->   Operation 2662 'trunc' 'trunc_ln769_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%tmp_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_46" [dilithium2/poly.c:769]   --->   Operation 2663 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%tmp_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_14, i2 0" [dilithium2/poly.c:769]   --->   Operation 2664 'bitconcatenate' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%or_ln769_44 = or i9 %tmp_200, i9 %tmp_199" [dilithium2/poly.c:769]   --->   Operation 2665 'or' 'or_ln769_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_209, i32 7" [dilithium2/poly.c:769]   --->   Operation 2666 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%or_ln769_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_14, i1 %tmp_201, i9 %or_ln769_44" [dilithium2/poly.c:769]   --->   Operation 2667 'bitconcatenate' 'or_ln769_13' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_14)   --->   "%zext_ln771_14 = zext i13 %or_ln769_13" [dilithium2/poly.c:771]   --->   Operation 2668 'zext' 'zext_ln771_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2669 [1/1] (0.00ns)   --->   "%lshr_ln771_13 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_210, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2669 'partselect' 'lshr_ln771_13' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2670 [1/1] (1.77ns)   --->   "%add_ln772_14 = add i12 %a_read, i12 194" [dilithium2/poly.c:772]   --->   Operation 2670 'add' 'add_ln772_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln772_14 = zext i12 %add_ln772_14" [dilithium2/poly.c:772]   --->   Operation 2671 'zext' 'zext_ln772_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2672 [1/1] (0.00ns)   --->   "%sk_addr_211 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_14" [dilithium2/poly.c:772]   --->   Operation 2672 'getelementptr' 'sk_addr_211' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2673 [2/2] (2.77ns)   --->   "%sk_load_211 = load i12 %sk_addr_211" [dilithium2/poly.c:772]   --->   Operation 2673 'load' 'sk_load_211' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_98 : Operation 2674 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_14 = sub i14 4096, i14 %zext_ln771_14" [dilithium2/poly.c:781]   --->   Operation 2674 'sub' 'sub_ln781_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln781_14 = sext i14 %sub_ln781_14" [dilithium2/poly.c:781]   --->   Operation 2675 'sext' 'sext_ln781_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2676 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_14, i10 %r_addr_118" [dilithium2/poly.c:781]   --->   Operation 2676 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2677 [1/1] (1.77ns)   --->   "%add_ln739_14 = add i12 %a_read, i12 195" [dilithium2/poly.c:739]   --->   Operation 2677 'add' 'add_ln739_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln739_14 = zext i12 %add_ln739_14" [dilithium2/poly.c:739]   --->   Operation 2678 'zext' 'zext_ln739_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2679 [1/1] (0.00ns)   --->   "%sk_addr_15 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_14" [dilithium2/poly.c:739]   --->   Operation 2679 'getelementptr' 'sk_addr_15' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2680 [2/2] (2.77ns)   --->   "%sk_load_15 = load i12 %sk_addr_15" [dilithium2/poly.c:739]   --->   Operation 2680 'load' 'sk_load_15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 99 <SV = 98> <Delay = 7.35>
ST_99 : Operation 2681 [1/1] (0.00ns)   --->   "%or_ln771_14 = or i10 %tmp_s, i10 119" [dilithium2/poly.c:771]   --->   Operation 2681 'or' 'or_ln771_14' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln771_46 = zext i10 %or_ln771_14" [dilithium2/poly.c:771]   --->   Operation 2682 'zext' 'zext_ln771_46' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2683 [1/1] (0.00ns)   --->   "%r_addr_119 = getelementptr i32 %r, i64 0, i64 %zext_ln771_46" [dilithium2/poly.c:771]   --->   Operation 2683 'getelementptr' 'r_addr_119' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2684 [1/2] (2.77ns)   --->   "%sk_load_211 = load i12 %sk_addr_211" [dilithium2/poly.c:772]   --->   Operation 2684 'load' 'sk_load_211' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_99 : Operation 2685 [1/1] (0.00ns)   --->   "%or_ln772_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_211, i5 %lshr_ln771_13" [dilithium2/poly.c:772]   --->   Operation 2685 'bitconcatenate' 'or_ln772_13' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln775_14 = zext i13 %or_ln772_13" [dilithium2/poly.c:775]   --->   Operation 2686 'zext' 'zext_ln775_14' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2687 [1/1] (1.80ns)   --->   "%sub_ln782_14 = sub i14 4096, i14 %zext_ln775_14" [dilithium2/poly.c:782]   --->   Operation 2687 'sub' 'sub_ln782_14' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln782_14 = sext i14 %sub_ln782_14" [dilithium2/poly.c:782]   --->   Operation 2688 'sext' 'sext_ln782_14' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2689 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_14, i10 %r_addr_119" [dilithium2/poly.c:782]   --->   Operation 2689 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2690 [1/2] (2.77ns)   --->   "%sk_load_15 = load i12 %sk_addr_15" [dilithium2/poly.c:739]   --->   Operation 2690 'load' 'sk_load_15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_99 : Operation 2691 [1/1] (1.77ns)   --->   "%add_ln740_15 = add i12 %a_read, i12 196" [dilithium2/poly.c:740]   --->   Operation 2691 'add' 'add_ln740_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln740_15 = zext i12 %add_ln740_15" [dilithium2/poly.c:740]   --->   Operation 2692 'zext' 'zext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2693 [1/1] (0.00ns)   --->   "%sk_addr_212 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_15" [dilithium2/poly.c:740]   --->   Operation 2693 'getelementptr' 'sk_addr_212' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2694 [2/2] (2.77ns)   --->   "%sk_load_212 = load i12 %sk_addr_212" [dilithium2/poly.c:740]   --->   Operation 2694 'load' 'sk_load_212' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_99 : Operation 2695 [1/1] (1.77ns)   --->   "%add_ln744_15 = add i12 %a_read, i12 197" [dilithium2/poly.c:744]   --->   Operation 2695 'add' 'add_ln744_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln744_15 = zext i12 %add_ln744_15" [dilithium2/poly.c:744]   --->   Operation 2696 'zext' 'zext_ln744_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2697 [1/1] (0.00ns)   --->   "%sk_addr_213 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_15" [dilithium2/poly.c:744]   --->   Operation 2697 'getelementptr' 'sk_addr_213' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2698 [2/2] (2.77ns)   --->   "%sk_load_213 = load i12 %sk_addr_213" [dilithium2/poly.c:744]   --->   Operation 2698 'load' 'sk_load_213' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 100 <SV = 99> <Delay = 7.35>
ST_100 : Operation 2699 [1/1] (0.00ns)   --->   "%or_ln739_14 = or i10 %tmp_s, i10 120" [dilithium2/poly.c:739]   --->   Operation 2699 'or' 'or_ln739_14' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln739_46 = zext i10 %or_ln739_14" [dilithium2/poly.c:739]   --->   Operation 2700 'zext' 'zext_ln739_46' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2701 [1/1] (0.00ns)   --->   "%r_addr_120 = getelementptr i32 %r, i64 0, i64 %zext_ln739_46" [dilithium2/poly.c:739]   --->   Operation 2701 'getelementptr' 'r_addr_120' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2702 [1/2] (2.77ns)   --->   "%sk_load_212 = load i12 %sk_addr_212" [dilithium2/poly.c:740]   --->   Operation 2702 'load' 'sk_load_212' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_100 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln741_15 = trunc i8 %sk_load_212" [dilithium2/poly.c:741]   --->   Operation 2703 'trunc' 'trunc_ln741_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_15, i8 %sk_load_15" [dilithium2/poly.c:741]   --->   Operation 2704 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln743_15 = zext i13 %tmp_30" [dilithium2/poly.c:743]   --->   Operation 2705 'zext' 'zext_ln743_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2706 [1/2] (2.77ns)   --->   "%sk_load_213 = load i12 %sk_addr_213" [dilithium2/poly.c:744]   --->   Operation 2706 'load' 'sk_load_213' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_100 : Operation 2707 [1/1] (1.77ns)   --->   "%add_ln745_15 = add i12 %a_read, i12 198" [dilithium2/poly.c:745]   --->   Operation 2707 'add' 'add_ln745_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln745_15 = zext i12 %add_ln745_15" [dilithium2/poly.c:745]   --->   Operation 2708 'zext' 'zext_ln745_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2709 [1/1] (0.00ns)   --->   "%sk_addr_214 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_15" [dilithium2/poly.c:745]   --->   Operation 2709 'getelementptr' 'sk_addr_214' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2710 [2/2] (2.77ns)   --->   "%sk_load_214 = load i12 %sk_addr_214" [dilithium2/poly.c:745]   --->   Operation 2710 'load' 'sk_load_214' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_100 : Operation 2711 [1/1] (1.77ns)   --->   "%add_ln749_15 = add i12 %a_read, i12 199" [dilithium2/poly.c:749]   --->   Operation 2711 'add' 'add_ln749_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln749_15 = zext i12 %add_ln749_15" [dilithium2/poly.c:749]   --->   Operation 2712 'zext' 'zext_ln749_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2713 [1/1] (0.00ns)   --->   "%sk_addr_215 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_15" [dilithium2/poly.c:749]   --->   Operation 2713 'getelementptr' 'sk_addr_215' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2714 [2/2] (2.77ns)   --->   "%sk_load_215 = load i12 %sk_addr_215" [dilithium2/poly.c:749]   --->   Operation 2714 'load' 'sk_load_215' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_100 : Operation 2715 [1/1] (1.80ns)   --->   "%sub_ln775_15 = sub i14 4096, i14 %zext_ln743_15" [dilithium2/poly.c:775]   --->   Operation 2715 'sub' 'sub_ln775_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln775_15 = sext i14 %sub_ln775_15" [dilithium2/poly.c:775]   --->   Operation 2716 'sext' 'sext_ln775_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2717 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_15, i10 %r_addr_120" [dilithium2/poly.c:775]   --->   Operation 2717 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 101 <SV = 100> <Delay = 7.35>
ST_101 : Operation 2718 [1/1] (0.00ns)   --->   "%or_ln743_15 = or i10 %tmp_s, i10 121" [dilithium2/poly.c:743]   --->   Operation 2718 'or' 'or_ln743_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln743_79 = zext i10 %or_ln743_15" [dilithium2/poly.c:743]   --->   Operation 2719 'zext' 'zext_ln743_79' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2720 [1/1] (0.00ns)   --->   "%r_addr_121 = getelementptr i32 %r, i64 0, i64 %zext_ln743_79" [dilithium2/poly.c:743]   --->   Operation 2720 'getelementptr' 'r_addr_121' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2721 [1/1] (0.00ns)   --->   "%or_ln748_15 = or i10 %tmp_s, i10 122" [dilithium2/poly.c:748]   --->   Operation 2721 'or' 'or_ln748_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln748_47 = zext i10 %or_ln748_15" [dilithium2/poly.c:748]   --->   Operation 2722 'zext' 'zext_ln748_47' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2723 [1/1] (0.00ns)   --->   "%r_addr_122 = getelementptr i32 %r, i64 0, i64 %zext_ln748_47" [dilithium2/poly.c:748]   --->   Operation 2723 'getelementptr' 'r_addr_122' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%lshr_ln743_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_212, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2724 'partselect' 'lshr_ln743_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%zext_ln743_47 = zext i3 %lshr_ln743_14" [dilithium2/poly.c:743]   --->   Operation 2725 'zext' 'zext_ln743_47' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%trunc_ln744_15 = trunc i8 %sk_load_213" [dilithium2/poly.c:744]   --->   Operation 2726 'trunc' 'trunc_ln744_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2727 [1/2] (2.77ns)   --->   "%sk_load_214 = load i12 %sk_addr_214" [dilithium2/poly.c:745]   --->   Operation 2727 'load' 'sk_load_214' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_101 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%trunc_ln746_15 = trunc i8 %sk_load_214" [dilithium2/poly.c:746]   --->   Operation 2728 'trunc' 'trunc_ln746_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%tmp_202 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_47" [dilithium2/poly.c:746]   --->   Operation 2729 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%tmp_203 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_15, i3 0" [dilithium2/poly.c:746]   --->   Operation 2730 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%or_ln746_45 = or i9 %tmp_203, i9 %tmp_202" [dilithium2/poly.c:746]   --->   Operation 2731 'or' 'or_ln746_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%tmp_204 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_213, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2732 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%or_ln746_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_15, i2 %tmp_204, i9 %or_ln746_45" [dilithium2/poly.c:746]   --->   Operation 2733 'bitconcatenate' 'or_ln746_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_15)   --->   "%zext_ln748_15 = zext i13 %or_ln746_14" [dilithium2/poly.c:748]   --->   Operation 2734 'zext' 'zext_ln748_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2735 [1/1] (0.00ns)   --->   "%lshr_ln748_14 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_214, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2735 'partselect' 'lshr_ln748_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2736 [1/2] (2.77ns)   --->   "%sk_load_215 = load i12 %sk_addr_215" [dilithium2/poly.c:749]   --->   Operation 2736 'load' 'sk_load_215' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_101 : Operation 2737 [1/1] (0.00ns)   --->   "%trunc_ln750_15 = trunc i8 %sk_load_215" [dilithium2/poly.c:750]   --->   Operation 2737 'trunc' 'trunc_ln750_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2738 [1/1] (0.00ns)   --->   "%or_ln750_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_15, i6 %lshr_ln748_14" [dilithium2/poly.c:750]   --->   Operation 2738 'bitconcatenate' 'or_ln750_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln752_15 = zext i13 %or_ln750_14" [dilithium2/poly.c:752]   --->   Operation 2739 'zext' 'zext_ln752_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2740 [1/1] (1.77ns)   --->   "%add_ln753_15 = add i12 %a_read, i12 200" [dilithium2/poly.c:753]   --->   Operation 2740 'add' 'add_ln753_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln753_15 = zext i12 %add_ln753_15" [dilithium2/poly.c:753]   --->   Operation 2741 'zext' 'zext_ln753_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2742 [1/1] (0.00ns)   --->   "%sk_addr_216 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_15" [dilithium2/poly.c:753]   --->   Operation 2742 'getelementptr' 'sk_addr_216' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2743 [2/2] (2.77ns)   --->   "%sk_load_216 = load i12 %sk_addr_216" [dilithium2/poly.c:753]   --->   Operation 2743 'load' 'sk_load_216' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_101 : Operation 2744 [1/1] (1.77ns)   --->   "%add_ln754_15 = add i12 %a_read, i12 201" [dilithium2/poly.c:754]   --->   Operation 2744 'add' 'add_ln754_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln754_15 = zext i12 %add_ln754_15" [dilithium2/poly.c:754]   --->   Operation 2745 'zext' 'zext_ln754_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2746 [1/1] (0.00ns)   --->   "%sk_addr_217 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_15" [dilithium2/poly.c:754]   --->   Operation 2746 'getelementptr' 'sk_addr_217' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2747 [2/2] (2.77ns)   --->   "%sk_load_217 = load i12 %sk_addr_217" [dilithium2/poly.c:754]   --->   Operation 2747 'load' 'sk_load_217' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_101 : Operation 2748 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_15 = sub i14 4096, i14 %zext_ln748_15" [dilithium2/poly.c:776]   --->   Operation 2748 'sub' 'sub_ln776_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln776_15 = sext i14 %sub_ln776_15" [dilithium2/poly.c:776]   --->   Operation 2749 'sext' 'sext_ln776_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2750 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_15, i10 %r_addr_121" [dilithium2/poly.c:776]   --->   Operation 2750 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2751 [1/1] (1.80ns)   --->   "%sub_ln777_15 = sub i14 4096, i14 %zext_ln752_15" [dilithium2/poly.c:777]   --->   Operation 2751 'sub' 'sub_ln777_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln777_15 = sext i14 %sub_ln777_15" [dilithium2/poly.c:777]   --->   Operation 2752 'sext' 'sext_ln777_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2753 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_15, i10 %r_addr_122" [dilithium2/poly.c:777]   --->   Operation 2753 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 102 <SV = 101> <Delay = 7.35>
ST_102 : Operation 2754 [1/1] (0.00ns)   --->   "%or_ln752_15 = or i10 %tmp_s, i10 123" [dilithium2/poly.c:752]   --->   Operation 2754 'or' 'or_ln752_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln752_79 = zext i10 %or_ln752_15" [dilithium2/poly.c:752]   --->   Operation 2755 'zext' 'zext_ln752_79' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2756 [1/1] (0.00ns)   --->   "%r_addr_123 = getelementptr i32 %r, i64 0, i64 %zext_ln752_79" [dilithium2/poly.c:752]   --->   Operation 2756 'getelementptr' 'r_addr_123' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_215, i32 7" [dilithium2/poly.c:752]   --->   Operation 2757 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%zext_ln752_47 = zext i1 %tmp_205" [dilithium2/poly.c:752]   --->   Operation 2758 'zext' 'zext_ln752_47' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2759 [1/2] (2.77ns)   --->   "%sk_load_216 = load i12 %sk_addr_216" [dilithium2/poly.c:753]   --->   Operation 2759 'load' 'sk_load_216' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_102 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%shl_ln753_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_216, i1 0" [dilithium2/poly.c:753]   --->   Operation 2760 'bitconcatenate' 'shl_ln753_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2761 [1/2] (2.77ns)   --->   "%sk_load_217 = load i12 %sk_addr_217" [dilithium2/poly.c:754]   --->   Operation 2761 'load' 'sk_load_217' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_102 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%trunc_ln755_15 = trunc i8 %sk_load_217" [dilithium2/poly.c:755]   --->   Operation 2762 'trunc' 'trunc_ln755_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%tmp_206 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_47" [dilithium2/poly.c:755]   --->   Operation 2763 'bitconcatenate' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%or_ln755_45 = or i9 %tmp_206, i9 %shl_ln753_14" [dilithium2/poly.c:755]   --->   Operation 2764 'or' 'or_ln755_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%or_ln755_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_15, i9 %or_ln755_45" [dilithium2/poly.c:755]   --->   Operation 2765 'bitconcatenate' 'or_ln755_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_15)   --->   "%zext_ln757_15 = zext i13 %or_ln755_14" [dilithium2/poly.c:757]   --->   Operation 2766 'zext' 'zext_ln757_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2767 [1/1] (1.77ns)   --->   "%add_ln758_15 = add i12 %a_read, i12 202" [dilithium2/poly.c:758]   --->   Operation 2767 'add' 'add_ln758_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln758_15 = zext i12 %add_ln758_15" [dilithium2/poly.c:758]   --->   Operation 2768 'zext' 'zext_ln758_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2769 [1/1] (0.00ns)   --->   "%sk_addr_218 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_15" [dilithium2/poly.c:758]   --->   Operation 2769 'getelementptr' 'sk_addr_218' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2770 [2/2] (2.77ns)   --->   "%sk_load_218 = load i12 %sk_addr_218" [dilithium2/poly.c:758]   --->   Operation 2770 'load' 'sk_load_218' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_102 : Operation 2771 [1/1] (1.77ns)   --->   "%add_ln759_15 = add i12 %a_read, i12 203" [dilithium2/poly.c:759]   --->   Operation 2771 'add' 'add_ln759_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln759_15 = zext i12 %add_ln759_15" [dilithium2/poly.c:759]   --->   Operation 2772 'zext' 'zext_ln759_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2773 [1/1] (0.00ns)   --->   "%sk_addr_219 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_15" [dilithium2/poly.c:759]   --->   Operation 2773 'getelementptr' 'sk_addr_219' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2774 [2/2] (2.77ns)   --->   "%sk_load_219 = load i12 %sk_addr_219" [dilithium2/poly.c:759]   --->   Operation 2774 'load' 'sk_load_219' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_102 : Operation 2775 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_15 = sub i14 4096, i14 %zext_ln757_15" [dilithium2/poly.c:778]   --->   Operation 2775 'sub' 'sub_ln778_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln778_15 = sext i14 %sub_ln778_15" [dilithium2/poly.c:778]   --->   Operation 2776 'sext' 'sext_ln778_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2777 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_15, i10 %r_addr_123" [dilithium2/poly.c:778]   --->   Operation 2777 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 103 <SV = 102> <Delay = 7.35>
ST_103 : Operation 2778 [1/1] (0.00ns)   --->   "%or_ln757_15 = or i10 %tmp_s, i10 124" [dilithium2/poly.c:757]   --->   Operation 2778 'or' 'or_ln757_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln757_79 = zext i10 %or_ln757_15" [dilithium2/poly.c:757]   --->   Operation 2779 'zext' 'zext_ln757_79' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2780 [1/1] (0.00ns)   --->   "%r_addr_124 = getelementptr i32 %r, i64 0, i64 %zext_ln757_79" [dilithium2/poly.c:757]   --->   Operation 2780 'getelementptr' 'r_addr_124' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%lshr_ln757_14 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_217, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2781 'partselect' 'lshr_ln757_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%zext_ln757_47 = zext i4 %lshr_ln757_14" [dilithium2/poly.c:757]   --->   Operation 2782 'zext' 'zext_ln757_47' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2783 [1/2] (2.77ns)   --->   "%sk_load_218 = load i12 %sk_addr_218" [dilithium2/poly.c:758]   --->   Operation 2783 'load' 'sk_load_218' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_103 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%trunc_ln758_15 = trunc i8 %sk_load_218" [dilithium2/poly.c:758]   --->   Operation 2784 'trunc' 'trunc_ln758_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2785 [1/2] (2.77ns)   --->   "%sk_load_219 = load i12 %sk_addr_219" [dilithium2/poly.c:759]   --->   Operation 2785 'load' 'sk_load_219' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_103 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%trunc_ln760_15 = trunc i8 %sk_load_219" [dilithium2/poly.c:760]   --->   Operation 2786 'trunc' 'trunc_ln760_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%tmp_207 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_47" [dilithium2/poly.c:760]   --->   Operation 2787 'bitconcatenate' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%tmp_208 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_15, i4 0" [dilithium2/poly.c:760]   --->   Operation 2788 'bitconcatenate' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%or_ln760_45 = or i9 %tmp_208, i9 %tmp_207" [dilithium2/poly.c:760]   --->   Operation 2789 'or' 'or_ln760_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%tmp_209 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_218, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2790 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%or_ln760_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_15, i3 %tmp_209, i9 %or_ln760_45" [dilithium2/poly.c:760]   --->   Operation 2791 'bitconcatenate' 'or_ln760_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_15)   --->   "%zext_ln762_15 = zext i13 %or_ln760_14" [dilithium2/poly.c:762]   --->   Operation 2792 'zext' 'zext_ln762_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2793 [1/1] (0.00ns)   --->   "%lshr_ln762_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_219, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2793 'partselect' 'lshr_ln762_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2794 [1/1] (1.77ns)   --->   "%add_ln763_15 = add i12 %a_read, i12 204" [dilithium2/poly.c:763]   --->   Operation 2794 'add' 'add_ln763_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2795 [1/1] (0.00ns)   --->   "%zext_ln763_15 = zext i12 %add_ln763_15" [dilithium2/poly.c:763]   --->   Operation 2795 'zext' 'zext_ln763_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2796 [1/1] (0.00ns)   --->   "%sk_addr_220 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_15" [dilithium2/poly.c:763]   --->   Operation 2796 'getelementptr' 'sk_addr_220' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2797 [2/2] (2.77ns)   --->   "%sk_load_220 = load i12 %sk_addr_220" [dilithium2/poly.c:763]   --->   Operation 2797 'load' 'sk_load_220' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_103 : Operation 2798 [1/1] (1.77ns)   --->   "%add_ln767_15 = add i12 %a_read, i12 205" [dilithium2/poly.c:767]   --->   Operation 2798 'add' 'add_ln767_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln767_15 = zext i12 %add_ln767_15" [dilithium2/poly.c:767]   --->   Operation 2799 'zext' 'zext_ln767_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2800 [1/1] (0.00ns)   --->   "%sk_addr_221 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_15" [dilithium2/poly.c:767]   --->   Operation 2800 'getelementptr' 'sk_addr_221' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2801 [2/2] (2.77ns)   --->   "%sk_load_221 = load i12 %sk_addr_221" [dilithium2/poly.c:767]   --->   Operation 2801 'load' 'sk_load_221' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_103 : Operation 2802 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_15 = sub i14 4096, i14 %zext_ln762_15" [dilithium2/poly.c:779]   --->   Operation 2802 'sub' 'sub_ln779_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln779_15 = sext i14 %sub_ln779_15" [dilithium2/poly.c:779]   --->   Operation 2803 'sext' 'sext_ln779_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2804 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_15, i10 %r_addr_124" [dilithium2/poly.c:779]   --->   Operation 2804 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 104 <SV = 103> <Delay = 7.35>
ST_104 : Operation 2805 [1/1] (0.00ns)   --->   "%or_ln762_15 = or i10 %tmp_s, i10 125" [dilithium2/poly.c:762]   --->   Operation 2805 'or' 'or_ln762_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln762_47 = zext i10 %or_ln762_15" [dilithium2/poly.c:762]   --->   Operation 2806 'zext' 'zext_ln762_47' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2807 [1/1] (0.00ns)   --->   "%r_addr_125 = getelementptr i32 %r, i64 0, i64 %zext_ln762_47" [dilithium2/poly.c:762]   --->   Operation 2807 'getelementptr' 'r_addr_125' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2808 [1/2] (2.77ns)   --->   "%sk_load_220 = load i12 %sk_addr_220" [dilithium2/poly.c:763]   --->   Operation 2808 'load' 'sk_load_220' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_104 : Operation 2809 [1/1] (0.00ns)   --->   "%trunc_ln764_15 = trunc i8 %sk_load_220" [dilithium2/poly.c:764]   --->   Operation 2809 'trunc' 'trunc_ln764_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2810 [1/1] (0.00ns)   --->   "%or_ln764_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_15, i7 %lshr_ln762_14" [dilithium2/poly.c:764]   --->   Operation 2810 'bitconcatenate' 'or_ln764_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln766_15 = zext i13 %or_ln764_14" [dilithium2/poly.c:766]   --->   Operation 2811 'zext' 'zext_ln766_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2812 [1/2] (2.77ns)   --->   "%sk_load_221 = load i12 %sk_addr_221" [dilithium2/poly.c:767]   --->   Operation 2812 'load' 'sk_load_221' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_104 : Operation 2813 [1/1] (1.77ns)   --->   "%add_ln768_15 = add i12 %a_read, i12 206" [dilithium2/poly.c:768]   --->   Operation 2813 'add' 'add_ln768_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln768_15 = zext i12 %add_ln768_15" [dilithium2/poly.c:768]   --->   Operation 2814 'zext' 'zext_ln768_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2815 [1/1] (0.00ns)   --->   "%sk_addr_222 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_15" [dilithium2/poly.c:768]   --->   Operation 2815 'getelementptr' 'sk_addr_222' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2816 [2/2] (2.77ns)   --->   "%sk_load_222 = load i12 %sk_addr_222" [dilithium2/poly.c:768]   --->   Operation 2816 'load' 'sk_load_222' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_104 : Operation 2817 [1/1] (1.77ns)   --->   "%add_ln772_15 = add i12 %a_read, i12 207" [dilithium2/poly.c:772]   --->   Operation 2817 'add' 'add_ln772_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2818 [1/1] (0.00ns)   --->   "%zext_ln772_15 = zext i12 %add_ln772_15" [dilithium2/poly.c:772]   --->   Operation 2818 'zext' 'zext_ln772_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2819 [1/1] (0.00ns)   --->   "%sk_addr_223 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_15" [dilithium2/poly.c:772]   --->   Operation 2819 'getelementptr' 'sk_addr_223' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2820 [2/2] (2.77ns)   --->   "%sk_load_223 = load i12 %sk_addr_223" [dilithium2/poly.c:772]   --->   Operation 2820 'load' 'sk_load_223' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_104 : Operation 2821 [1/1] (1.80ns)   --->   "%sub_ln780_15 = sub i14 4096, i14 %zext_ln766_15" [dilithium2/poly.c:780]   --->   Operation 2821 'sub' 'sub_ln780_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln780_15 = sext i14 %sub_ln780_15" [dilithium2/poly.c:780]   --->   Operation 2822 'sext' 'sext_ln780_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2823 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_15, i10 %r_addr_125" [dilithium2/poly.c:780]   --->   Operation 2823 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 104> <Delay = 7.35>
ST_105 : Operation 2824 [1/1] (0.00ns)   --->   "%or_ln766_15 = or i10 %tmp_s, i10 126" [dilithium2/poly.c:766]   --->   Operation 2824 'or' 'or_ln766_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln766_79 = zext i10 %or_ln766_15" [dilithium2/poly.c:766]   --->   Operation 2825 'zext' 'zext_ln766_79' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2826 [1/1] (0.00ns)   --->   "%r_addr_126 = getelementptr i32 %r, i64 0, i64 %zext_ln766_79" [dilithium2/poly.c:766]   --->   Operation 2826 'getelementptr' 'r_addr_126' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2827 [1/1] (0.00ns)   --->   "%or_ln771_15 = or i10 %tmp_s, i10 127" [dilithium2/poly.c:771]   --->   Operation 2827 'or' 'or_ln771_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln771_47 = zext i10 %or_ln771_15" [dilithium2/poly.c:771]   --->   Operation 2828 'zext' 'zext_ln771_47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2829 [1/1] (0.00ns)   --->   "%r_addr_127 = getelementptr i32 %r, i64 0, i64 %zext_ln771_47" [dilithium2/poly.c:771]   --->   Operation 2829 'getelementptr' 'r_addr_127' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%lshr_ln766_14 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_220, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2830 'partselect' 'lshr_ln766_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%zext_ln766_47 = zext i2 %lshr_ln766_14" [dilithium2/poly.c:766]   --->   Operation 2831 'zext' 'zext_ln766_47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%trunc_ln767_15 = trunc i8 %sk_load_221" [dilithium2/poly.c:767]   --->   Operation 2832 'trunc' 'trunc_ln767_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2833 [1/2] (2.77ns)   --->   "%sk_load_222 = load i12 %sk_addr_222" [dilithium2/poly.c:768]   --->   Operation 2833 'load' 'sk_load_222' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_105 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%trunc_ln769_15 = trunc i8 %sk_load_222" [dilithium2/poly.c:769]   --->   Operation 2834 'trunc' 'trunc_ln769_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%tmp_210 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_47" [dilithium2/poly.c:769]   --->   Operation 2835 'bitconcatenate' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%tmp_211 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_15, i2 0" [dilithium2/poly.c:769]   --->   Operation 2836 'bitconcatenate' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%or_ln769_45 = or i9 %tmp_211, i9 %tmp_210" [dilithium2/poly.c:769]   --->   Operation 2837 'or' 'or_ln769_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_221, i32 7" [dilithium2/poly.c:769]   --->   Operation 2838 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%or_ln769_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_15, i1 %tmp_212, i9 %or_ln769_45" [dilithium2/poly.c:769]   --->   Operation 2839 'bitconcatenate' 'or_ln769_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_15)   --->   "%zext_ln771_15 = zext i13 %or_ln769_14" [dilithium2/poly.c:771]   --->   Operation 2840 'zext' 'zext_ln771_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2841 [1/1] (0.00ns)   --->   "%lshr_ln771_14 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_222, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2841 'partselect' 'lshr_ln771_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2842 [1/2] (2.77ns)   --->   "%sk_load_223 = load i12 %sk_addr_223" [dilithium2/poly.c:772]   --->   Operation 2842 'load' 'sk_load_223' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_105 : Operation 2843 [1/1] (0.00ns)   --->   "%or_ln772_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_223, i5 %lshr_ln771_14" [dilithium2/poly.c:772]   --->   Operation 2843 'bitconcatenate' 'or_ln772_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln775_15 = zext i13 %or_ln772_14" [dilithium2/poly.c:775]   --->   Operation 2844 'zext' 'zext_ln775_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2845 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_15 = sub i14 4096, i14 %zext_ln771_15" [dilithium2/poly.c:781]   --->   Operation 2845 'sub' 'sub_ln781_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln781_15 = sext i14 %sub_ln781_15" [dilithium2/poly.c:781]   --->   Operation 2846 'sext' 'sext_ln781_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2847 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_15, i10 %r_addr_126" [dilithium2/poly.c:781]   --->   Operation 2847 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2848 [1/1] (1.80ns)   --->   "%sub_ln782_15 = sub i14 4096, i14 %zext_ln775_15" [dilithium2/poly.c:782]   --->   Operation 2848 'sub' 'sub_ln782_15' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln782_15 = sext i14 %sub_ln782_15" [dilithium2/poly.c:782]   --->   Operation 2849 'sext' 'sext_ln782_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2850 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_15, i10 %r_addr_127" [dilithium2/poly.c:782]   --->   Operation 2850 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2851 [1/1] (1.77ns)   --->   "%add_ln739_15 = add i12 %a_read, i12 208" [dilithium2/poly.c:739]   --->   Operation 2851 'add' 'add_ln739_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln739_15 = zext i12 %add_ln739_15" [dilithium2/poly.c:739]   --->   Operation 2852 'zext' 'zext_ln739_15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2853 [1/1] (0.00ns)   --->   "%sk_addr_16 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_15" [dilithium2/poly.c:739]   --->   Operation 2853 'getelementptr' 'sk_addr_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2854 [2/2] (2.77ns)   --->   "%sk_load_16 = load i12 %sk_addr_16" [dilithium2/poly.c:739]   --->   Operation 2854 'load' 'sk_load_16' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_105 : Operation 2855 [1/1] (1.77ns)   --->   "%add_ln740_16 = add i12 %a_read, i12 209" [dilithium2/poly.c:740]   --->   Operation 2855 'add' 'add_ln740_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln740_16 = zext i12 %add_ln740_16" [dilithium2/poly.c:740]   --->   Operation 2856 'zext' 'zext_ln740_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2857 [1/1] (0.00ns)   --->   "%sk_addr_224 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_16" [dilithium2/poly.c:740]   --->   Operation 2857 'getelementptr' 'sk_addr_224' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2858 [2/2] (2.77ns)   --->   "%sk_load_224 = load i12 %sk_addr_224" [dilithium2/poly.c:740]   --->   Operation 2858 'load' 'sk_load_224' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 106 <SV = 105> <Delay = 7.35>
ST_106 : Operation 2859 [1/1] (0.00ns)   --->   "%or_ln739_15 = or i10 %tmp_s, i10 128" [dilithium2/poly.c:739]   --->   Operation 2859 'or' 'or_ln739_15' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln739_47 = zext i10 %or_ln739_15" [dilithium2/poly.c:739]   --->   Operation 2860 'zext' 'zext_ln739_47' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2861 [1/1] (0.00ns)   --->   "%r_addr_128 = getelementptr i32 %r, i64 0, i64 %zext_ln739_47" [dilithium2/poly.c:739]   --->   Operation 2861 'getelementptr' 'r_addr_128' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2862 [1/2] (2.77ns)   --->   "%sk_load_16 = load i12 %sk_addr_16" [dilithium2/poly.c:739]   --->   Operation 2862 'load' 'sk_load_16' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_106 : Operation 2863 [1/2] (2.77ns)   --->   "%sk_load_224 = load i12 %sk_addr_224" [dilithium2/poly.c:740]   --->   Operation 2863 'load' 'sk_load_224' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_106 : Operation 2864 [1/1] (0.00ns)   --->   "%trunc_ln741_16 = trunc i8 %sk_load_224" [dilithium2/poly.c:741]   --->   Operation 2864 'trunc' 'trunc_ln741_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_16, i8 %sk_load_16" [dilithium2/poly.c:741]   --->   Operation 2865 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln743_16 = zext i13 %tmp_32" [dilithium2/poly.c:743]   --->   Operation 2866 'zext' 'zext_ln743_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2867 [1/1] (1.77ns)   --->   "%add_ln744_16 = add i12 %a_read, i12 210" [dilithium2/poly.c:744]   --->   Operation 2867 'add' 'add_ln744_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln744_16 = zext i12 %add_ln744_16" [dilithium2/poly.c:744]   --->   Operation 2868 'zext' 'zext_ln744_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2869 [1/1] (0.00ns)   --->   "%sk_addr_225 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_16" [dilithium2/poly.c:744]   --->   Operation 2869 'getelementptr' 'sk_addr_225' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2870 [2/2] (2.77ns)   --->   "%sk_load_225 = load i12 %sk_addr_225" [dilithium2/poly.c:744]   --->   Operation 2870 'load' 'sk_load_225' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_106 : Operation 2871 [1/1] (1.77ns)   --->   "%add_ln745_16 = add i12 %a_read, i12 211" [dilithium2/poly.c:745]   --->   Operation 2871 'add' 'add_ln745_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln745_16 = zext i12 %add_ln745_16" [dilithium2/poly.c:745]   --->   Operation 2872 'zext' 'zext_ln745_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2873 [1/1] (0.00ns)   --->   "%sk_addr_226 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_16" [dilithium2/poly.c:745]   --->   Operation 2873 'getelementptr' 'sk_addr_226' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2874 [2/2] (2.77ns)   --->   "%sk_load_226 = load i12 %sk_addr_226" [dilithium2/poly.c:745]   --->   Operation 2874 'load' 'sk_load_226' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_106 : Operation 2875 [1/1] (1.80ns)   --->   "%sub_ln775_16 = sub i14 4096, i14 %zext_ln743_16" [dilithium2/poly.c:775]   --->   Operation 2875 'sub' 'sub_ln775_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln775_16 = sext i14 %sub_ln775_16" [dilithium2/poly.c:775]   --->   Operation 2876 'sext' 'sext_ln775_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2877 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_16, i10 %r_addr_128" [dilithium2/poly.c:775]   --->   Operation 2877 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 107 <SV = 106> <Delay = 7.35>
ST_107 : Operation 2878 [1/1] (0.00ns)   --->   "%or_ln743_16 = or i10 %tmp_s, i10 129" [dilithium2/poly.c:743]   --->   Operation 2878 'or' 'or_ln743_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln743_80 = zext i10 %or_ln743_16" [dilithium2/poly.c:743]   --->   Operation 2879 'zext' 'zext_ln743_80' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2880 [1/1] (0.00ns)   --->   "%r_addr_129 = getelementptr i32 %r, i64 0, i64 %zext_ln743_80" [dilithium2/poly.c:743]   --->   Operation 2880 'getelementptr' 'r_addr_129' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%lshr_ln743_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_224, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 2881 'partselect' 'lshr_ln743_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%zext_ln743_48 = zext i3 %lshr_ln743_15" [dilithium2/poly.c:743]   --->   Operation 2882 'zext' 'zext_ln743_48' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2883 [1/2] (2.77ns)   --->   "%sk_load_225 = load i12 %sk_addr_225" [dilithium2/poly.c:744]   --->   Operation 2883 'load' 'sk_load_225' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_107 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%trunc_ln744_16 = trunc i8 %sk_load_225" [dilithium2/poly.c:744]   --->   Operation 2884 'trunc' 'trunc_ln744_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2885 [1/2] (2.77ns)   --->   "%sk_load_226 = load i12 %sk_addr_226" [dilithium2/poly.c:745]   --->   Operation 2885 'load' 'sk_load_226' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_107 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%trunc_ln746_16 = trunc i8 %sk_load_226" [dilithium2/poly.c:746]   --->   Operation 2886 'trunc' 'trunc_ln746_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%tmp_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_48" [dilithium2/poly.c:746]   --->   Operation 2887 'bitconcatenate' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%tmp_214 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_16, i3 0" [dilithium2/poly.c:746]   --->   Operation 2888 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%or_ln746_46 = or i9 %tmp_214, i9 %tmp_213" [dilithium2/poly.c:746]   --->   Operation 2889 'or' 'or_ln746_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%tmp_215 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_225, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 2890 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%or_ln746_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_16, i2 %tmp_215, i9 %or_ln746_46" [dilithium2/poly.c:746]   --->   Operation 2891 'bitconcatenate' 'or_ln746_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_16)   --->   "%zext_ln748_16 = zext i13 %or_ln746_15" [dilithium2/poly.c:748]   --->   Operation 2892 'zext' 'zext_ln748_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2893 [1/1] (0.00ns)   --->   "%lshr_ln748_15 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_226, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 2893 'partselect' 'lshr_ln748_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2894 [1/1] (1.77ns)   --->   "%add_ln749_16 = add i12 %a_read, i12 212" [dilithium2/poly.c:749]   --->   Operation 2894 'add' 'add_ln749_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln749_16 = zext i12 %add_ln749_16" [dilithium2/poly.c:749]   --->   Operation 2895 'zext' 'zext_ln749_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2896 [1/1] (0.00ns)   --->   "%sk_addr_227 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_16" [dilithium2/poly.c:749]   --->   Operation 2896 'getelementptr' 'sk_addr_227' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2897 [2/2] (2.77ns)   --->   "%sk_load_227 = load i12 %sk_addr_227" [dilithium2/poly.c:749]   --->   Operation 2897 'load' 'sk_load_227' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_107 : Operation 2898 [1/1] (1.77ns)   --->   "%add_ln753_16 = add i12 %a_read, i12 213" [dilithium2/poly.c:753]   --->   Operation 2898 'add' 'add_ln753_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln753_16 = zext i12 %add_ln753_16" [dilithium2/poly.c:753]   --->   Operation 2899 'zext' 'zext_ln753_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2900 [1/1] (0.00ns)   --->   "%sk_addr_228 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_16" [dilithium2/poly.c:753]   --->   Operation 2900 'getelementptr' 'sk_addr_228' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2901 [2/2] (2.77ns)   --->   "%sk_load_228 = load i12 %sk_addr_228" [dilithium2/poly.c:753]   --->   Operation 2901 'load' 'sk_load_228' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_107 : Operation 2902 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_16 = sub i14 4096, i14 %zext_ln748_16" [dilithium2/poly.c:776]   --->   Operation 2902 'sub' 'sub_ln776_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln776_16 = sext i14 %sub_ln776_16" [dilithium2/poly.c:776]   --->   Operation 2903 'sext' 'sext_ln776_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2904 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_16, i10 %r_addr_129" [dilithium2/poly.c:776]   --->   Operation 2904 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 108 <SV = 107> <Delay = 7.35>
ST_108 : Operation 2905 [1/1] (0.00ns)   --->   "%or_ln748_16 = or i10 %tmp_s, i10 130" [dilithium2/poly.c:748]   --->   Operation 2905 'or' 'or_ln748_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln748_48 = zext i10 %or_ln748_16" [dilithium2/poly.c:748]   --->   Operation 2906 'zext' 'zext_ln748_48' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2907 [1/1] (0.00ns)   --->   "%r_addr_130 = getelementptr i32 %r, i64 0, i64 %zext_ln748_48" [dilithium2/poly.c:748]   --->   Operation 2907 'getelementptr' 'r_addr_130' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2908 [1/2] (2.77ns)   --->   "%sk_load_227 = load i12 %sk_addr_227" [dilithium2/poly.c:749]   --->   Operation 2908 'load' 'sk_load_227' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_108 : Operation 2909 [1/1] (0.00ns)   --->   "%trunc_ln750_16 = trunc i8 %sk_load_227" [dilithium2/poly.c:750]   --->   Operation 2909 'trunc' 'trunc_ln750_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2910 [1/1] (0.00ns)   --->   "%or_ln750_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_16, i6 %lshr_ln748_15" [dilithium2/poly.c:750]   --->   Operation 2910 'bitconcatenate' 'or_ln750_15' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln752_16 = zext i13 %or_ln750_15" [dilithium2/poly.c:752]   --->   Operation 2911 'zext' 'zext_ln752_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2912 [1/2] (2.77ns)   --->   "%sk_load_228 = load i12 %sk_addr_228" [dilithium2/poly.c:753]   --->   Operation 2912 'load' 'sk_load_228' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_108 : Operation 2913 [1/1] (1.77ns)   --->   "%add_ln754_16 = add i12 %a_read, i12 214" [dilithium2/poly.c:754]   --->   Operation 2913 'add' 'add_ln754_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln754_16 = zext i12 %add_ln754_16" [dilithium2/poly.c:754]   --->   Operation 2914 'zext' 'zext_ln754_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2915 [1/1] (0.00ns)   --->   "%sk_addr_229 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_16" [dilithium2/poly.c:754]   --->   Operation 2915 'getelementptr' 'sk_addr_229' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2916 [2/2] (2.77ns)   --->   "%sk_load_229 = load i12 %sk_addr_229" [dilithium2/poly.c:754]   --->   Operation 2916 'load' 'sk_load_229' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_108 : Operation 2917 [1/1] (1.77ns)   --->   "%add_ln758_16 = add i12 %a_read, i12 215" [dilithium2/poly.c:758]   --->   Operation 2917 'add' 'add_ln758_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln758_16 = zext i12 %add_ln758_16" [dilithium2/poly.c:758]   --->   Operation 2918 'zext' 'zext_ln758_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2919 [1/1] (0.00ns)   --->   "%sk_addr_230 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_16" [dilithium2/poly.c:758]   --->   Operation 2919 'getelementptr' 'sk_addr_230' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2920 [2/2] (2.77ns)   --->   "%sk_load_230 = load i12 %sk_addr_230" [dilithium2/poly.c:758]   --->   Operation 2920 'load' 'sk_load_230' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_108 : Operation 2921 [1/1] (1.80ns)   --->   "%sub_ln777_16 = sub i14 4096, i14 %zext_ln752_16" [dilithium2/poly.c:777]   --->   Operation 2921 'sub' 'sub_ln777_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln777_16 = sext i14 %sub_ln777_16" [dilithium2/poly.c:777]   --->   Operation 2922 'sext' 'sext_ln777_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2923 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_16, i10 %r_addr_130" [dilithium2/poly.c:777]   --->   Operation 2923 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 108> <Delay = 7.35>
ST_109 : Operation 2924 [1/1] (0.00ns)   --->   "%or_ln752_16 = or i10 %tmp_s, i10 131" [dilithium2/poly.c:752]   --->   Operation 2924 'or' 'or_ln752_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln752_80 = zext i10 %or_ln752_16" [dilithium2/poly.c:752]   --->   Operation 2925 'zext' 'zext_ln752_80' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2926 [1/1] (0.00ns)   --->   "%r_addr_131 = getelementptr i32 %r, i64 0, i64 %zext_ln752_80" [dilithium2/poly.c:752]   --->   Operation 2926 'getelementptr' 'r_addr_131' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_227, i32 7" [dilithium2/poly.c:752]   --->   Operation 2927 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%zext_ln752_48 = zext i1 %tmp_216" [dilithium2/poly.c:752]   --->   Operation 2928 'zext' 'zext_ln752_48' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%shl_ln753_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_228, i1 0" [dilithium2/poly.c:753]   --->   Operation 2929 'bitconcatenate' 'shl_ln753_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2930 [1/2] (2.77ns)   --->   "%sk_load_229 = load i12 %sk_addr_229" [dilithium2/poly.c:754]   --->   Operation 2930 'load' 'sk_load_229' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_109 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%trunc_ln755_16 = trunc i8 %sk_load_229" [dilithium2/poly.c:755]   --->   Operation 2931 'trunc' 'trunc_ln755_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%tmp_217 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_48" [dilithium2/poly.c:755]   --->   Operation 2932 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%or_ln755_46 = or i9 %tmp_217, i9 %shl_ln753_15" [dilithium2/poly.c:755]   --->   Operation 2933 'or' 'or_ln755_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%or_ln755_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_16, i9 %or_ln755_46" [dilithium2/poly.c:755]   --->   Operation 2934 'bitconcatenate' 'or_ln755_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_16)   --->   "%zext_ln757_16 = zext i13 %or_ln755_15" [dilithium2/poly.c:757]   --->   Operation 2935 'zext' 'zext_ln757_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2936 [1/2] (2.77ns)   --->   "%sk_load_230 = load i12 %sk_addr_230" [dilithium2/poly.c:758]   --->   Operation 2936 'load' 'sk_load_230' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_109 : Operation 2937 [1/1] (1.77ns)   --->   "%add_ln759_16 = add i12 %a_read, i12 216" [dilithium2/poly.c:759]   --->   Operation 2937 'add' 'add_ln759_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln759_16 = zext i12 %add_ln759_16" [dilithium2/poly.c:759]   --->   Operation 2938 'zext' 'zext_ln759_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2939 [1/1] (0.00ns)   --->   "%sk_addr_231 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_16" [dilithium2/poly.c:759]   --->   Operation 2939 'getelementptr' 'sk_addr_231' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2940 [2/2] (2.77ns)   --->   "%sk_load_231 = load i12 %sk_addr_231" [dilithium2/poly.c:759]   --->   Operation 2940 'load' 'sk_load_231' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_109 : Operation 2941 [1/1] (1.77ns)   --->   "%add_ln763_16 = add i12 %a_read, i12 217" [dilithium2/poly.c:763]   --->   Operation 2941 'add' 'add_ln763_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln763_16 = zext i12 %add_ln763_16" [dilithium2/poly.c:763]   --->   Operation 2942 'zext' 'zext_ln763_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2943 [1/1] (0.00ns)   --->   "%sk_addr_232 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_16" [dilithium2/poly.c:763]   --->   Operation 2943 'getelementptr' 'sk_addr_232' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2944 [2/2] (2.77ns)   --->   "%sk_load_232 = load i12 %sk_addr_232" [dilithium2/poly.c:763]   --->   Operation 2944 'load' 'sk_load_232' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_109 : Operation 2945 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_16 = sub i14 4096, i14 %zext_ln757_16" [dilithium2/poly.c:778]   --->   Operation 2945 'sub' 'sub_ln778_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln778_16 = sext i14 %sub_ln778_16" [dilithium2/poly.c:778]   --->   Operation 2946 'sext' 'sext_ln778_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2947 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_16, i10 %r_addr_131" [dilithium2/poly.c:778]   --->   Operation 2947 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 109> <Delay = 7.35>
ST_110 : Operation 2948 [1/1] (0.00ns)   --->   "%or_ln757_16 = or i10 %tmp_s, i10 132" [dilithium2/poly.c:757]   --->   Operation 2948 'or' 'or_ln757_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln757_80 = zext i10 %or_ln757_16" [dilithium2/poly.c:757]   --->   Operation 2949 'zext' 'zext_ln757_80' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2950 [1/1] (0.00ns)   --->   "%r_addr_132 = getelementptr i32 %r, i64 0, i64 %zext_ln757_80" [dilithium2/poly.c:757]   --->   Operation 2950 'getelementptr' 'r_addr_132' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2951 [1/1] (0.00ns)   --->   "%or_ln762_16 = or i10 %tmp_s, i10 133" [dilithium2/poly.c:762]   --->   Operation 2951 'or' 'or_ln762_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln762_48 = zext i10 %or_ln762_16" [dilithium2/poly.c:762]   --->   Operation 2952 'zext' 'zext_ln762_48' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2953 [1/1] (0.00ns)   --->   "%r_addr_133 = getelementptr i32 %r, i64 0, i64 %zext_ln762_48" [dilithium2/poly.c:762]   --->   Operation 2953 'getelementptr' 'r_addr_133' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%lshr_ln757_15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_229, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 2954 'partselect' 'lshr_ln757_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%zext_ln757_48 = zext i4 %lshr_ln757_15" [dilithium2/poly.c:757]   --->   Operation 2955 'zext' 'zext_ln757_48' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%trunc_ln758_16 = trunc i8 %sk_load_230" [dilithium2/poly.c:758]   --->   Operation 2956 'trunc' 'trunc_ln758_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2957 [1/2] (2.77ns)   --->   "%sk_load_231 = load i12 %sk_addr_231" [dilithium2/poly.c:759]   --->   Operation 2957 'load' 'sk_load_231' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_110 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%trunc_ln760_16 = trunc i8 %sk_load_231" [dilithium2/poly.c:760]   --->   Operation 2958 'trunc' 'trunc_ln760_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%tmp_218 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_48" [dilithium2/poly.c:760]   --->   Operation 2959 'bitconcatenate' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%tmp_219 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_16, i4 0" [dilithium2/poly.c:760]   --->   Operation 2960 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%or_ln760_46 = or i9 %tmp_219, i9 %tmp_218" [dilithium2/poly.c:760]   --->   Operation 2961 'or' 'or_ln760_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%tmp_220 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_230, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 2962 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%or_ln760_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_16, i3 %tmp_220, i9 %or_ln760_46" [dilithium2/poly.c:760]   --->   Operation 2963 'bitconcatenate' 'or_ln760_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_16)   --->   "%zext_ln762_16 = zext i13 %or_ln760_15" [dilithium2/poly.c:762]   --->   Operation 2964 'zext' 'zext_ln762_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2965 [1/1] (0.00ns)   --->   "%lshr_ln762_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_231, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 2965 'partselect' 'lshr_ln762_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2966 [1/2] (2.77ns)   --->   "%sk_load_232 = load i12 %sk_addr_232" [dilithium2/poly.c:763]   --->   Operation 2966 'load' 'sk_load_232' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_110 : Operation 2967 [1/1] (0.00ns)   --->   "%trunc_ln764_16 = trunc i8 %sk_load_232" [dilithium2/poly.c:764]   --->   Operation 2967 'trunc' 'trunc_ln764_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2968 [1/1] (0.00ns)   --->   "%or_ln764_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_16, i7 %lshr_ln762_15" [dilithium2/poly.c:764]   --->   Operation 2968 'bitconcatenate' 'or_ln764_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln766_16 = zext i13 %or_ln764_15" [dilithium2/poly.c:766]   --->   Operation 2969 'zext' 'zext_ln766_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2970 [1/1] (1.77ns)   --->   "%add_ln767_16 = add i12 %a_read, i12 218" [dilithium2/poly.c:767]   --->   Operation 2970 'add' 'add_ln767_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln767_16 = zext i12 %add_ln767_16" [dilithium2/poly.c:767]   --->   Operation 2971 'zext' 'zext_ln767_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2972 [1/1] (0.00ns)   --->   "%sk_addr_233 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_16" [dilithium2/poly.c:767]   --->   Operation 2972 'getelementptr' 'sk_addr_233' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2973 [2/2] (2.77ns)   --->   "%sk_load_233 = load i12 %sk_addr_233" [dilithium2/poly.c:767]   --->   Operation 2973 'load' 'sk_load_233' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_110 : Operation 2974 [1/1] (1.77ns)   --->   "%add_ln768_16 = add i12 %a_read, i12 219" [dilithium2/poly.c:768]   --->   Operation 2974 'add' 'add_ln768_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln768_16 = zext i12 %add_ln768_16" [dilithium2/poly.c:768]   --->   Operation 2975 'zext' 'zext_ln768_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2976 [1/1] (0.00ns)   --->   "%sk_addr_234 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_16" [dilithium2/poly.c:768]   --->   Operation 2976 'getelementptr' 'sk_addr_234' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2977 [2/2] (2.77ns)   --->   "%sk_load_234 = load i12 %sk_addr_234" [dilithium2/poly.c:768]   --->   Operation 2977 'load' 'sk_load_234' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_110 : Operation 2978 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_16 = sub i14 4096, i14 %zext_ln762_16" [dilithium2/poly.c:779]   --->   Operation 2978 'sub' 'sub_ln779_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln779_16 = sext i14 %sub_ln779_16" [dilithium2/poly.c:779]   --->   Operation 2979 'sext' 'sext_ln779_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2980 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_16, i10 %r_addr_132" [dilithium2/poly.c:779]   --->   Operation 2980 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2981 [1/1] (1.80ns)   --->   "%sub_ln780_16 = sub i14 4096, i14 %zext_ln766_16" [dilithium2/poly.c:780]   --->   Operation 2981 'sub' 'sub_ln780_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln780_16 = sext i14 %sub_ln780_16" [dilithium2/poly.c:780]   --->   Operation 2982 'sext' 'sext_ln780_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2983 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_16, i10 %r_addr_133" [dilithium2/poly.c:780]   --->   Operation 2983 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 110> <Delay = 7.35>
ST_111 : Operation 2984 [1/1] (0.00ns)   --->   "%or_ln766_16 = or i10 %tmp_s, i10 134" [dilithium2/poly.c:766]   --->   Operation 2984 'or' 'or_ln766_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln766_80 = zext i10 %or_ln766_16" [dilithium2/poly.c:766]   --->   Operation 2985 'zext' 'zext_ln766_80' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2986 [1/1] (0.00ns)   --->   "%r_addr_134 = getelementptr i32 %r, i64 0, i64 %zext_ln766_80" [dilithium2/poly.c:766]   --->   Operation 2986 'getelementptr' 'r_addr_134' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%lshr_ln766_15 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_232, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 2987 'partselect' 'lshr_ln766_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%zext_ln766_48 = zext i2 %lshr_ln766_15" [dilithium2/poly.c:766]   --->   Operation 2988 'zext' 'zext_ln766_48' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2989 [1/2] (2.77ns)   --->   "%sk_load_233 = load i12 %sk_addr_233" [dilithium2/poly.c:767]   --->   Operation 2989 'load' 'sk_load_233' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_111 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%trunc_ln767_16 = trunc i8 %sk_load_233" [dilithium2/poly.c:767]   --->   Operation 2990 'trunc' 'trunc_ln767_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2991 [1/2] (2.77ns)   --->   "%sk_load_234 = load i12 %sk_addr_234" [dilithium2/poly.c:768]   --->   Operation 2991 'load' 'sk_load_234' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_111 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%trunc_ln769_16 = trunc i8 %sk_load_234" [dilithium2/poly.c:769]   --->   Operation 2992 'trunc' 'trunc_ln769_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%tmp_221 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_48" [dilithium2/poly.c:769]   --->   Operation 2993 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%tmp_222 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_16, i2 0" [dilithium2/poly.c:769]   --->   Operation 2994 'bitconcatenate' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%or_ln769_46 = or i9 %tmp_222, i9 %tmp_221" [dilithium2/poly.c:769]   --->   Operation 2995 'or' 'or_ln769_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_233, i32 7" [dilithium2/poly.c:769]   --->   Operation 2996 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%or_ln769_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_16, i1 %tmp_223, i9 %or_ln769_46" [dilithium2/poly.c:769]   --->   Operation 2997 'bitconcatenate' 'or_ln769_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_16)   --->   "%zext_ln771_16 = zext i13 %or_ln769_15" [dilithium2/poly.c:771]   --->   Operation 2998 'zext' 'zext_ln771_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2999 [1/1] (0.00ns)   --->   "%lshr_ln771_15 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_234, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 2999 'partselect' 'lshr_ln771_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3000 [1/1] (1.77ns)   --->   "%add_ln772_16 = add i12 %a_read, i12 220" [dilithium2/poly.c:772]   --->   Operation 3000 'add' 'add_ln772_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln772_16 = zext i12 %add_ln772_16" [dilithium2/poly.c:772]   --->   Operation 3001 'zext' 'zext_ln772_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3002 [1/1] (0.00ns)   --->   "%sk_addr_235 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_16" [dilithium2/poly.c:772]   --->   Operation 3002 'getelementptr' 'sk_addr_235' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3003 [2/2] (2.77ns)   --->   "%sk_load_235 = load i12 %sk_addr_235" [dilithium2/poly.c:772]   --->   Operation 3003 'load' 'sk_load_235' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_111 : Operation 3004 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_16 = sub i14 4096, i14 %zext_ln771_16" [dilithium2/poly.c:781]   --->   Operation 3004 'sub' 'sub_ln781_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln781_16 = sext i14 %sub_ln781_16" [dilithium2/poly.c:781]   --->   Operation 3005 'sext' 'sext_ln781_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3006 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_16, i10 %r_addr_134" [dilithium2/poly.c:781]   --->   Operation 3006 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 3007 [1/1] (1.77ns)   --->   "%add_ln739_16 = add i12 %a_read, i12 221" [dilithium2/poly.c:739]   --->   Operation 3007 'add' 'add_ln739_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln739_16 = zext i12 %add_ln739_16" [dilithium2/poly.c:739]   --->   Operation 3008 'zext' 'zext_ln739_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3009 [1/1] (0.00ns)   --->   "%sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_16" [dilithium2/poly.c:739]   --->   Operation 3009 'getelementptr' 'sk_addr_17' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3010 [2/2] (2.77ns)   --->   "%sk_load_17 = load i12 %sk_addr_17" [dilithium2/poly.c:739]   --->   Operation 3010 'load' 'sk_load_17' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 112 <SV = 111> <Delay = 7.35>
ST_112 : Operation 3011 [1/1] (0.00ns)   --->   "%or_ln771_16 = or i10 %tmp_s, i10 135" [dilithium2/poly.c:771]   --->   Operation 3011 'or' 'or_ln771_16' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln771_48 = zext i10 %or_ln771_16" [dilithium2/poly.c:771]   --->   Operation 3012 'zext' 'zext_ln771_48' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3013 [1/1] (0.00ns)   --->   "%r_addr_135 = getelementptr i32 %r, i64 0, i64 %zext_ln771_48" [dilithium2/poly.c:771]   --->   Operation 3013 'getelementptr' 'r_addr_135' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3014 [1/2] (2.77ns)   --->   "%sk_load_235 = load i12 %sk_addr_235" [dilithium2/poly.c:772]   --->   Operation 3014 'load' 'sk_load_235' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_112 : Operation 3015 [1/1] (0.00ns)   --->   "%or_ln772_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_235, i5 %lshr_ln771_15" [dilithium2/poly.c:772]   --->   Operation 3015 'bitconcatenate' 'or_ln772_15' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln775_16 = zext i13 %or_ln772_15" [dilithium2/poly.c:775]   --->   Operation 3016 'zext' 'zext_ln775_16' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3017 [1/1] (1.80ns)   --->   "%sub_ln782_16 = sub i14 4096, i14 %zext_ln775_16" [dilithium2/poly.c:782]   --->   Operation 3017 'sub' 'sub_ln782_16' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln782_16 = sext i14 %sub_ln782_16" [dilithium2/poly.c:782]   --->   Operation 3018 'sext' 'sext_ln782_16' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3019 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_16, i10 %r_addr_135" [dilithium2/poly.c:782]   --->   Operation 3019 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 3020 [1/2] (2.77ns)   --->   "%sk_load_17 = load i12 %sk_addr_17" [dilithium2/poly.c:739]   --->   Operation 3020 'load' 'sk_load_17' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_112 : Operation 3021 [1/1] (1.77ns)   --->   "%add_ln740_17 = add i12 %a_read, i12 222" [dilithium2/poly.c:740]   --->   Operation 3021 'add' 'add_ln740_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln740_17 = zext i12 %add_ln740_17" [dilithium2/poly.c:740]   --->   Operation 3022 'zext' 'zext_ln740_17' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3023 [1/1] (0.00ns)   --->   "%sk_addr_236 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_17" [dilithium2/poly.c:740]   --->   Operation 3023 'getelementptr' 'sk_addr_236' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3024 [2/2] (2.77ns)   --->   "%sk_load_236 = load i12 %sk_addr_236" [dilithium2/poly.c:740]   --->   Operation 3024 'load' 'sk_load_236' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_112 : Operation 3025 [1/1] (1.77ns)   --->   "%add_ln744_17 = add i12 %a_read, i12 223" [dilithium2/poly.c:744]   --->   Operation 3025 'add' 'add_ln744_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln744_17 = zext i12 %add_ln744_17" [dilithium2/poly.c:744]   --->   Operation 3026 'zext' 'zext_ln744_17' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3027 [1/1] (0.00ns)   --->   "%sk_addr_237 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_17" [dilithium2/poly.c:744]   --->   Operation 3027 'getelementptr' 'sk_addr_237' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3028 [2/2] (2.77ns)   --->   "%sk_load_237 = load i12 %sk_addr_237" [dilithium2/poly.c:744]   --->   Operation 3028 'load' 'sk_load_237' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 113 <SV = 112> <Delay = 7.35>
ST_113 : Operation 3029 [1/1] (0.00ns)   --->   "%or_ln739_16 = or i10 %tmp_s, i10 136" [dilithium2/poly.c:739]   --->   Operation 3029 'or' 'or_ln739_16' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln739_48 = zext i10 %or_ln739_16" [dilithium2/poly.c:739]   --->   Operation 3030 'zext' 'zext_ln739_48' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3031 [1/1] (0.00ns)   --->   "%r_addr_136 = getelementptr i32 %r, i64 0, i64 %zext_ln739_48" [dilithium2/poly.c:739]   --->   Operation 3031 'getelementptr' 'r_addr_136' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3032 [1/2] (2.77ns)   --->   "%sk_load_236 = load i12 %sk_addr_236" [dilithium2/poly.c:740]   --->   Operation 3032 'load' 'sk_load_236' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_113 : Operation 3033 [1/1] (0.00ns)   --->   "%trunc_ln741_17 = trunc i8 %sk_load_236" [dilithium2/poly.c:741]   --->   Operation 3033 'trunc' 'trunc_ln741_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_17, i8 %sk_load_17" [dilithium2/poly.c:741]   --->   Operation 3034 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln743_17 = zext i13 %tmp_34" [dilithium2/poly.c:743]   --->   Operation 3035 'zext' 'zext_ln743_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3036 [1/2] (2.77ns)   --->   "%sk_load_237 = load i12 %sk_addr_237" [dilithium2/poly.c:744]   --->   Operation 3036 'load' 'sk_load_237' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_113 : Operation 3037 [1/1] (1.77ns)   --->   "%add_ln745_17 = add i12 %a_read, i12 224" [dilithium2/poly.c:745]   --->   Operation 3037 'add' 'add_ln745_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3038 [1/1] (0.00ns)   --->   "%zext_ln745_17 = zext i12 %add_ln745_17" [dilithium2/poly.c:745]   --->   Operation 3038 'zext' 'zext_ln745_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3039 [1/1] (0.00ns)   --->   "%sk_addr_238 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_17" [dilithium2/poly.c:745]   --->   Operation 3039 'getelementptr' 'sk_addr_238' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3040 [2/2] (2.77ns)   --->   "%sk_load_238 = load i12 %sk_addr_238" [dilithium2/poly.c:745]   --->   Operation 3040 'load' 'sk_load_238' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_113 : Operation 3041 [1/1] (1.77ns)   --->   "%add_ln749_17 = add i12 %a_read, i12 225" [dilithium2/poly.c:749]   --->   Operation 3041 'add' 'add_ln749_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln749_17 = zext i12 %add_ln749_17" [dilithium2/poly.c:749]   --->   Operation 3042 'zext' 'zext_ln749_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3043 [1/1] (0.00ns)   --->   "%sk_addr_239 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_17" [dilithium2/poly.c:749]   --->   Operation 3043 'getelementptr' 'sk_addr_239' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3044 [2/2] (2.77ns)   --->   "%sk_load_239 = load i12 %sk_addr_239" [dilithium2/poly.c:749]   --->   Operation 3044 'load' 'sk_load_239' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_113 : Operation 3045 [1/1] (1.80ns)   --->   "%sub_ln775_17 = sub i14 4096, i14 %zext_ln743_17" [dilithium2/poly.c:775]   --->   Operation 3045 'sub' 'sub_ln775_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln775_17 = sext i14 %sub_ln775_17" [dilithium2/poly.c:775]   --->   Operation 3046 'sext' 'sext_ln775_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3047 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_17, i10 %r_addr_136" [dilithium2/poly.c:775]   --->   Operation 3047 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 114 <SV = 113> <Delay = 7.35>
ST_114 : Operation 3048 [1/1] (0.00ns)   --->   "%or_ln743_17 = or i10 %tmp_s, i10 137" [dilithium2/poly.c:743]   --->   Operation 3048 'or' 'or_ln743_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln743_81 = zext i10 %or_ln743_17" [dilithium2/poly.c:743]   --->   Operation 3049 'zext' 'zext_ln743_81' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3050 [1/1] (0.00ns)   --->   "%r_addr_137 = getelementptr i32 %r, i64 0, i64 %zext_ln743_81" [dilithium2/poly.c:743]   --->   Operation 3050 'getelementptr' 'r_addr_137' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3051 [1/1] (0.00ns)   --->   "%or_ln748_17 = or i10 %tmp_s, i10 138" [dilithium2/poly.c:748]   --->   Operation 3051 'or' 'or_ln748_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln748_49 = zext i10 %or_ln748_17" [dilithium2/poly.c:748]   --->   Operation 3052 'zext' 'zext_ln748_49' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3053 [1/1] (0.00ns)   --->   "%r_addr_138 = getelementptr i32 %r, i64 0, i64 %zext_ln748_49" [dilithium2/poly.c:748]   --->   Operation 3053 'getelementptr' 'r_addr_138' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%lshr_ln743_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_236, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3054 'partselect' 'lshr_ln743_16' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%zext_ln743_49 = zext i3 %lshr_ln743_16" [dilithium2/poly.c:743]   --->   Operation 3055 'zext' 'zext_ln743_49' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%trunc_ln744_17 = trunc i8 %sk_load_237" [dilithium2/poly.c:744]   --->   Operation 3056 'trunc' 'trunc_ln744_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3057 [1/2] (2.77ns)   --->   "%sk_load_238 = load i12 %sk_addr_238" [dilithium2/poly.c:745]   --->   Operation 3057 'load' 'sk_load_238' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_114 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%trunc_ln746_17 = trunc i8 %sk_load_238" [dilithium2/poly.c:746]   --->   Operation 3058 'trunc' 'trunc_ln746_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%tmp_224 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_49" [dilithium2/poly.c:746]   --->   Operation 3059 'bitconcatenate' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%tmp_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_17, i3 0" [dilithium2/poly.c:746]   --->   Operation 3060 'bitconcatenate' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%or_ln746_47 = or i9 %tmp_225, i9 %tmp_224" [dilithium2/poly.c:746]   --->   Operation 3061 'or' 'or_ln746_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_237, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3062 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%or_ln746_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_17, i2 %tmp_226, i9 %or_ln746_47" [dilithium2/poly.c:746]   --->   Operation 3063 'bitconcatenate' 'or_ln746_16' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_17)   --->   "%zext_ln748_17 = zext i13 %or_ln746_16" [dilithium2/poly.c:748]   --->   Operation 3064 'zext' 'zext_ln748_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3065 [1/1] (0.00ns)   --->   "%lshr_ln748_16 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_238, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3065 'partselect' 'lshr_ln748_16' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3066 [1/2] (2.77ns)   --->   "%sk_load_239 = load i12 %sk_addr_239" [dilithium2/poly.c:749]   --->   Operation 3066 'load' 'sk_load_239' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_114 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln750_17 = trunc i8 %sk_load_239" [dilithium2/poly.c:750]   --->   Operation 3067 'trunc' 'trunc_ln750_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3068 [1/1] (0.00ns)   --->   "%or_ln750_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_17, i6 %lshr_ln748_16" [dilithium2/poly.c:750]   --->   Operation 3068 'bitconcatenate' 'or_ln750_16' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln752_17 = zext i13 %or_ln750_16" [dilithium2/poly.c:752]   --->   Operation 3069 'zext' 'zext_ln752_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3070 [1/1] (1.77ns)   --->   "%add_ln753_17 = add i12 %a_read, i12 226" [dilithium2/poly.c:753]   --->   Operation 3070 'add' 'add_ln753_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln753_17 = zext i12 %add_ln753_17" [dilithium2/poly.c:753]   --->   Operation 3071 'zext' 'zext_ln753_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3072 [1/1] (0.00ns)   --->   "%sk_addr_240 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_17" [dilithium2/poly.c:753]   --->   Operation 3072 'getelementptr' 'sk_addr_240' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3073 [2/2] (2.77ns)   --->   "%sk_load_240 = load i12 %sk_addr_240" [dilithium2/poly.c:753]   --->   Operation 3073 'load' 'sk_load_240' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_114 : Operation 3074 [1/1] (1.77ns)   --->   "%add_ln754_17 = add i12 %a_read, i12 227" [dilithium2/poly.c:754]   --->   Operation 3074 'add' 'add_ln754_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln754_17 = zext i12 %add_ln754_17" [dilithium2/poly.c:754]   --->   Operation 3075 'zext' 'zext_ln754_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3076 [1/1] (0.00ns)   --->   "%sk_addr_241 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_17" [dilithium2/poly.c:754]   --->   Operation 3076 'getelementptr' 'sk_addr_241' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3077 [2/2] (2.77ns)   --->   "%sk_load_241 = load i12 %sk_addr_241" [dilithium2/poly.c:754]   --->   Operation 3077 'load' 'sk_load_241' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_114 : Operation 3078 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_17 = sub i14 4096, i14 %zext_ln748_17" [dilithium2/poly.c:776]   --->   Operation 3078 'sub' 'sub_ln776_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln776_17 = sext i14 %sub_ln776_17" [dilithium2/poly.c:776]   --->   Operation 3079 'sext' 'sext_ln776_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3080 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_17, i10 %r_addr_137" [dilithium2/poly.c:776]   --->   Operation 3080 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 3081 [1/1] (1.80ns)   --->   "%sub_ln777_17 = sub i14 4096, i14 %zext_ln752_17" [dilithium2/poly.c:777]   --->   Operation 3081 'sub' 'sub_ln777_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln777_17 = sext i14 %sub_ln777_17" [dilithium2/poly.c:777]   --->   Operation 3082 'sext' 'sext_ln777_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3083 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_17, i10 %r_addr_138" [dilithium2/poly.c:777]   --->   Operation 3083 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 115 <SV = 114> <Delay = 7.35>
ST_115 : Operation 3084 [1/1] (0.00ns)   --->   "%or_ln752_17 = or i10 %tmp_s, i10 139" [dilithium2/poly.c:752]   --->   Operation 3084 'or' 'or_ln752_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln752_81 = zext i10 %or_ln752_17" [dilithium2/poly.c:752]   --->   Operation 3085 'zext' 'zext_ln752_81' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3086 [1/1] (0.00ns)   --->   "%r_addr_139 = getelementptr i32 %r, i64 0, i64 %zext_ln752_81" [dilithium2/poly.c:752]   --->   Operation 3086 'getelementptr' 'r_addr_139' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_239, i32 7" [dilithium2/poly.c:752]   --->   Operation 3087 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%zext_ln752_49 = zext i1 %tmp_227" [dilithium2/poly.c:752]   --->   Operation 3088 'zext' 'zext_ln752_49' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3089 [1/2] (2.77ns)   --->   "%sk_load_240 = load i12 %sk_addr_240" [dilithium2/poly.c:753]   --->   Operation 3089 'load' 'sk_load_240' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_115 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%shl_ln753_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_240, i1 0" [dilithium2/poly.c:753]   --->   Operation 3090 'bitconcatenate' 'shl_ln753_16' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3091 [1/2] (2.77ns)   --->   "%sk_load_241 = load i12 %sk_addr_241" [dilithium2/poly.c:754]   --->   Operation 3091 'load' 'sk_load_241' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_115 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%trunc_ln755_17 = trunc i8 %sk_load_241" [dilithium2/poly.c:755]   --->   Operation 3092 'trunc' 'trunc_ln755_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%tmp_228 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_49" [dilithium2/poly.c:755]   --->   Operation 3093 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%or_ln755_47 = or i9 %tmp_228, i9 %shl_ln753_16" [dilithium2/poly.c:755]   --->   Operation 3094 'or' 'or_ln755_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%or_ln755_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_17, i9 %or_ln755_47" [dilithium2/poly.c:755]   --->   Operation 3095 'bitconcatenate' 'or_ln755_16' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_17)   --->   "%zext_ln757_17 = zext i13 %or_ln755_16" [dilithium2/poly.c:757]   --->   Operation 3096 'zext' 'zext_ln757_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3097 [1/1] (1.77ns)   --->   "%add_ln758_17 = add i12 %a_read, i12 228" [dilithium2/poly.c:758]   --->   Operation 3097 'add' 'add_ln758_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3098 [1/1] (0.00ns)   --->   "%zext_ln758_17 = zext i12 %add_ln758_17" [dilithium2/poly.c:758]   --->   Operation 3098 'zext' 'zext_ln758_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3099 [1/1] (0.00ns)   --->   "%sk_addr_242 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_17" [dilithium2/poly.c:758]   --->   Operation 3099 'getelementptr' 'sk_addr_242' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3100 [2/2] (2.77ns)   --->   "%sk_load_242 = load i12 %sk_addr_242" [dilithium2/poly.c:758]   --->   Operation 3100 'load' 'sk_load_242' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_115 : Operation 3101 [1/1] (1.77ns)   --->   "%add_ln759_17 = add i12 %a_read, i12 229" [dilithium2/poly.c:759]   --->   Operation 3101 'add' 'add_ln759_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln759_17 = zext i12 %add_ln759_17" [dilithium2/poly.c:759]   --->   Operation 3102 'zext' 'zext_ln759_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3103 [1/1] (0.00ns)   --->   "%sk_addr_243 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_17" [dilithium2/poly.c:759]   --->   Operation 3103 'getelementptr' 'sk_addr_243' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3104 [2/2] (2.77ns)   --->   "%sk_load_243 = load i12 %sk_addr_243" [dilithium2/poly.c:759]   --->   Operation 3104 'load' 'sk_load_243' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_115 : Operation 3105 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_17 = sub i14 4096, i14 %zext_ln757_17" [dilithium2/poly.c:778]   --->   Operation 3105 'sub' 'sub_ln778_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln778_17 = sext i14 %sub_ln778_17" [dilithium2/poly.c:778]   --->   Operation 3106 'sext' 'sext_ln778_17' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3107 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_17, i10 %r_addr_139" [dilithium2/poly.c:778]   --->   Operation 3107 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 116 <SV = 115> <Delay = 7.35>
ST_116 : Operation 3108 [1/1] (0.00ns)   --->   "%or_ln757_17 = or i10 %tmp_s, i10 140" [dilithium2/poly.c:757]   --->   Operation 3108 'or' 'or_ln757_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln757_81 = zext i10 %or_ln757_17" [dilithium2/poly.c:757]   --->   Operation 3109 'zext' 'zext_ln757_81' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3110 [1/1] (0.00ns)   --->   "%r_addr_140 = getelementptr i32 %r, i64 0, i64 %zext_ln757_81" [dilithium2/poly.c:757]   --->   Operation 3110 'getelementptr' 'r_addr_140' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%lshr_ln757_16 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_241, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3111 'partselect' 'lshr_ln757_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%zext_ln757_49 = zext i4 %lshr_ln757_16" [dilithium2/poly.c:757]   --->   Operation 3112 'zext' 'zext_ln757_49' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3113 [1/2] (2.77ns)   --->   "%sk_load_242 = load i12 %sk_addr_242" [dilithium2/poly.c:758]   --->   Operation 3113 'load' 'sk_load_242' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_116 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%trunc_ln758_17 = trunc i8 %sk_load_242" [dilithium2/poly.c:758]   --->   Operation 3114 'trunc' 'trunc_ln758_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3115 [1/2] (2.77ns)   --->   "%sk_load_243 = load i12 %sk_addr_243" [dilithium2/poly.c:759]   --->   Operation 3115 'load' 'sk_load_243' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_116 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%trunc_ln760_17 = trunc i8 %sk_load_243" [dilithium2/poly.c:760]   --->   Operation 3116 'trunc' 'trunc_ln760_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%tmp_229 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_49" [dilithium2/poly.c:760]   --->   Operation 3117 'bitconcatenate' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%tmp_230 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_17, i4 0" [dilithium2/poly.c:760]   --->   Operation 3118 'bitconcatenate' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%or_ln760_47 = or i9 %tmp_230, i9 %tmp_229" [dilithium2/poly.c:760]   --->   Operation 3119 'or' 'or_ln760_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%tmp_231 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_242, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3120 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%or_ln760_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_17, i3 %tmp_231, i9 %or_ln760_47" [dilithium2/poly.c:760]   --->   Operation 3121 'bitconcatenate' 'or_ln760_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_17)   --->   "%zext_ln762_17 = zext i13 %or_ln760_16" [dilithium2/poly.c:762]   --->   Operation 3122 'zext' 'zext_ln762_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3123 [1/1] (0.00ns)   --->   "%lshr_ln762_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_243, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3123 'partselect' 'lshr_ln762_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3124 [1/1] (1.77ns)   --->   "%add_ln763_17 = add i12 %a_read, i12 230" [dilithium2/poly.c:763]   --->   Operation 3124 'add' 'add_ln763_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln763_17 = zext i12 %add_ln763_17" [dilithium2/poly.c:763]   --->   Operation 3125 'zext' 'zext_ln763_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3126 [1/1] (0.00ns)   --->   "%sk_addr_244 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_17" [dilithium2/poly.c:763]   --->   Operation 3126 'getelementptr' 'sk_addr_244' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3127 [2/2] (2.77ns)   --->   "%sk_load_244 = load i12 %sk_addr_244" [dilithium2/poly.c:763]   --->   Operation 3127 'load' 'sk_load_244' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_116 : Operation 3128 [1/1] (1.77ns)   --->   "%add_ln767_17 = add i12 %a_read, i12 231" [dilithium2/poly.c:767]   --->   Operation 3128 'add' 'add_ln767_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3129 [1/1] (0.00ns)   --->   "%zext_ln767_17 = zext i12 %add_ln767_17" [dilithium2/poly.c:767]   --->   Operation 3129 'zext' 'zext_ln767_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3130 [1/1] (0.00ns)   --->   "%sk_addr_245 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_17" [dilithium2/poly.c:767]   --->   Operation 3130 'getelementptr' 'sk_addr_245' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3131 [2/2] (2.77ns)   --->   "%sk_load_245 = load i12 %sk_addr_245" [dilithium2/poly.c:767]   --->   Operation 3131 'load' 'sk_load_245' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_116 : Operation 3132 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_17 = sub i14 4096, i14 %zext_ln762_17" [dilithium2/poly.c:779]   --->   Operation 3132 'sub' 'sub_ln779_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln779_17 = sext i14 %sub_ln779_17" [dilithium2/poly.c:779]   --->   Operation 3133 'sext' 'sext_ln779_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3134 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_17, i10 %r_addr_140" [dilithium2/poly.c:779]   --->   Operation 3134 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 117 <SV = 116> <Delay = 7.35>
ST_117 : Operation 3135 [1/1] (0.00ns)   --->   "%or_ln762_17 = or i10 %tmp_s, i10 141" [dilithium2/poly.c:762]   --->   Operation 3135 'or' 'or_ln762_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln762_49 = zext i10 %or_ln762_17" [dilithium2/poly.c:762]   --->   Operation 3136 'zext' 'zext_ln762_49' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3137 [1/1] (0.00ns)   --->   "%r_addr_141 = getelementptr i32 %r, i64 0, i64 %zext_ln762_49" [dilithium2/poly.c:762]   --->   Operation 3137 'getelementptr' 'r_addr_141' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3138 [1/2] (2.77ns)   --->   "%sk_load_244 = load i12 %sk_addr_244" [dilithium2/poly.c:763]   --->   Operation 3138 'load' 'sk_load_244' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_117 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln764_17 = trunc i8 %sk_load_244" [dilithium2/poly.c:764]   --->   Operation 3139 'trunc' 'trunc_ln764_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3140 [1/1] (0.00ns)   --->   "%or_ln764_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_17, i7 %lshr_ln762_16" [dilithium2/poly.c:764]   --->   Operation 3140 'bitconcatenate' 'or_ln764_16' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln766_17 = zext i13 %or_ln764_16" [dilithium2/poly.c:766]   --->   Operation 3141 'zext' 'zext_ln766_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3142 [1/2] (2.77ns)   --->   "%sk_load_245 = load i12 %sk_addr_245" [dilithium2/poly.c:767]   --->   Operation 3142 'load' 'sk_load_245' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_117 : Operation 3143 [1/1] (1.77ns)   --->   "%add_ln768_17 = add i12 %a_read, i12 232" [dilithium2/poly.c:768]   --->   Operation 3143 'add' 'add_ln768_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln768_17 = zext i12 %add_ln768_17" [dilithium2/poly.c:768]   --->   Operation 3144 'zext' 'zext_ln768_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3145 [1/1] (0.00ns)   --->   "%sk_addr_246 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_17" [dilithium2/poly.c:768]   --->   Operation 3145 'getelementptr' 'sk_addr_246' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3146 [2/2] (2.77ns)   --->   "%sk_load_246 = load i12 %sk_addr_246" [dilithium2/poly.c:768]   --->   Operation 3146 'load' 'sk_load_246' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_117 : Operation 3147 [1/1] (1.77ns)   --->   "%add_ln772_17 = add i12 %a_read, i12 233" [dilithium2/poly.c:772]   --->   Operation 3147 'add' 'add_ln772_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln772_17 = zext i12 %add_ln772_17" [dilithium2/poly.c:772]   --->   Operation 3148 'zext' 'zext_ln772_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3149 [1/1] (0.00ns)   --->   "%sk_addr_247 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_17" [dilithium2/poly.c:772]   --->   Operation 3149 'getelementptr' 'sk_addr_247' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3150 [2/2] (2.77ns)   --->   "%sk_load_247 = load i12 %sk_addr_247" [dilithium2/poly.c:772]   --->   Operation 3150 'load' 'sk_load_247' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_117 : Operation 3151 [1/1] (1.80ns)   --->   "%sub_ln780_17 = sub i14 4096, i14 %zext_ln766_17" [dilithium2/poly.c:780]   --->   Operation 3151 'sub' 'sub_ln780_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln780_17 = sext i14 %sub_ln780_17" [dilithium2/poly.c:780]   --->   Operation 3152 'sext' 'sext_ln780_17' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3153 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_17, i10 %r_addr_141" [dilithium2/poly.c:780]   --->   Operation 3153 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 118 <SV = 117> <Delay = 7.35>
ST_118 : Operation 3154 [1/1] (0.00ns)   --->   "%or_ln766_17 = or i10 %tmp_s, i10 142" [dilithium2/poly.c:766]   --->   Operation 3154 'or' 'or_ln766_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln766_81 = zext i10 %or_ln766_17" [dilithium2/poly.c:766]   --->   Operation 3155 'zext' 'zext_ln766_81' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3156 [1/1] (0.00ns)   --->   "%r_addr_142 = getelementptr i32 %r, i64 0, i64 %zext_ln766_81" [dilithium2/poly.c:766]   --->   Operation 3156 'getelementptr' 'r_addr_142' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3157 [1/1] (0.00ns)   --->   "%or_ln771_17 = or i10 %tmp_s, i10 143" [dilithium2/poly.c:771]   --->   Operation 3157 'or' 'or_ln771_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln771_49 = zext i10 %or_ln771_17" [dilithium2/poly.c:771]   --->   Operation 3158 'zext' 'zext_ln771_49' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3159 [1/1] (0.00ns)   --->   "%r_addr_143 = getelementptr i32 %r, i64 0, i64 %zext_ln771_49" [dilithium2/poly.c:771]   --->   Operation 3159 'getelementptr' 'r_addr_143' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%lshr_ln766_16 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_244, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3160 'partselect' 'lshr_ln766_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%zext_ln766_49 = zext i2 %lshr_ln766_16" [dilithium2/poly.c:766]   --->   Operation 3161 'zext' 'zext_ln766_49' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%trunc_ln767_17 = trunc i8 %sk_load_245" [dilithium2/poly.c:767]   --->   Operation 3162 'trunc' 'trunc_ln767_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3163 [1/2] (2.77ns)   --->   "%sk_load_246 = load i12 %sk_addr_246" [dilithium2/poly.c:768]   --->   Operation 3163 'load' 'sk_load_246' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_118 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%trunc_ln769_17 = trunc i8 %sk_load_246" [dilithium2/poly.c:769]   --->   Operation 3164 'trunc' 'trunc_ln769_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%tmp_232 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_49" [dilithium2/poly.c:769]   --->   Operation 3165 'bitconcatenate' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%tmp_233 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_17, i2 0" [dilithium2/poly.c:769]   --->   Operation 3166 'bitconcatenate' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%or_ln769_47 = or i9 %tmp_233, i9 %tmp_232" [dilithium2/poly.c:769]   --->   Operation 3167 'or' 'or_ln769_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_245, i32 7" [dilithium2/poly.c:769]   --->   Operation 3168 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%or_ln769_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_17, i1 %tmp_234, i9 %or_ln769_47" [dilithium2/poly.c:769]   --->   Operation 3169 'bitconcatenate' 'or_ln769_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_17)   --->   "%zext_ln771_17 = zext i13 %or_ln769_16" [dilithium2/poly.c:771]   --->   Operation 3170 'zext' 'zext_ln771_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3171 [1/1] (0.00ns)   --->   "%lshr_ln771_16 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_246, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3171 'partselect' 'lshr_ln771_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3172 [1/2] (2.77ns)   --->   "%sk_load_247 = load i12 %sk_addr_247" [dilithium2/poly.c:772]   --->   Operation 3172 'load' 'sk_load_247' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_118 : Operation 3173 [1/1] (0.00ns)   --->   "%or_ln772_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_247, i5 %lshr_ln771_16" [dilithium2/poly.c:772]   --->   Operation 3173 'bitconcatenate' 'or_ln772_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3174 [1/1] (0.00ns)   --->   "%zext_ln775_17 = zext i13 %or_ln772_16" [dilithium2/poly.c:775]   --->   Operation 3174 'zext' 'zext_ln775_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3175 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_17 = sub i14 4096, i14 %zext_ln771_17" [dilithium2/poly.c:781]   --->   Operation 3175 'sub' 'sub_ln781_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln781_17 = sext i14 %sub_ln781_17" [dilithium2/poly.c:781]   --->   Operation 3176 'sext' 'sext_ln781_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3177 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_17, i10 %r_addr_142" [dilithium2/poly.c:781]   --->   Operation 3177 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 3178 [1/1] (1.80ns)   --->   "%sub_ln782_17 = sub i14 4096, i14 %zext_ln775_17" [dilithium2/poly.c:782]   --->   Operation 3178 'sub' 'sub_ln782_17' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln782_17 = sext i14 %sub_ln782_17" [dilithium2/poly.c:782]   --->   Operation 3179 'sext' 'sext_ln782_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3180 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_17, i10 %r_addr_143" [dilithium2/poly.c:782]   --->   Operation 3180 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 3181 [1/1] (1.77ns)   --->   "%add_ln739_17 = add i12 %a_read, i12 234" [dilithium2/poly.c:739]   --->   Operation 3181 'add' 'add_ln739_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln739_17 = zext i12 %add_ln739_17" [dilithium2/poly.c:739]   --->   Operation 3182 'zext' 'zext_ln739_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3183 [1/1] (0.00ns)   --->   "%sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_17" [dilithium2/poly.c:739]   --->   Operation 3183 'getelementptr' 'sk_addr_18' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3184 [2/2] (2.77ns)   --->   "%sk_load_18 = load i12 %sk_addr_18" [dilithium2/poly.c:739]   --->   Operation 3184 'load' 'sk_load_18' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_118 : Operation 3185 [1/1] (1.77ns)   --->   "%add_ln740_18 = add i12 %a_read, i12 235" [dilithium2/poly.c:740]   --->   Operation 3185 'add' 'add_ln740_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln740_18 = zext i12 %add_ln740_18" [dilithium2/poly.c:740]   --->   Operation 3186 'zext' 'zext_ln740_18' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3187 [1/1] (0.00ns)   --->   "%sk_addr_248 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_18" [dilithium2/poly.c:740]   --->   Operation 3187 'getelementptr' 'sk_addr_248' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3188 [2/2] (2.77ns)   --->   "%sk_load_248 = load i12 %sk_addr_248" [dilithium2/poly.c:740]   --->   Operation 3188 'load' 'sk_load_248' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 119 <SV = 118> <Delay = 7.35>
ST_119 : Operation 3189 [1/1] (0.00ns)   --->   "%or_ln739_17 = or i10 %tmp_s, i10 144" [dilithium2/poly.c:739]   --->   Operation 3189 'or' 'or_ln739_17' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln739_49 = zext i10 %or_ln739_17" [dilithium2/poly.c:739]   --->   Operation 3190 'zext' 'zext_ln739_49' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3191 [1/1] (0.00ns)   --->   "%r_addr_144 = getelementptr i32 %r, i64 0, i64 %zext_ln739_49" [dilithium2/poly.c:739]   --->   Operation 3191 'getelementptr' 'r_addr_144' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3192 [1/2] (2.77ns)   --->   "%sk_load_18 = load i12 %sk_addr_18" [dilithium2/poly.c:739]   --->   Operation 3192 'load' 'sk_load_18' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_119 : Operation 3193 [1/2] (2.77ns)   --->   "%sk_load_248 = load i12 %sk_addr_248" [dilithium2/poly.c:740]   --->   Operation 3193 'load' 'sk_load_248' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_119 : Operation 3194 [1/1] (0.00ns)   --->   "%trunc_ln741_18 = trunc i8 %sk_load_248" [dilithium2/poly.c:741]   --->   Operation 3194 'trunc' 'trunc_ln741_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_18, i8 %sk_load_18" [dilithium2/poly.c:741]   --->   Operation 3195 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln743_18 = zext i13 %tmp_36" [dilithium2/poly.c:743]   --->   Operation 3196 'zext' 'zext_ln743_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3197 [1/1] (1.77ns)   --->   "%add_ln744_18 = add i12 %a_read, i12 236" [dilithium2/poly.c:744]   --->   Operation 3197 'add' 'add_ln744_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln744_18 = zext i12 %add_ln744_18" [dilithium2/poly.c:744]   --->   Operation 3198 'zext' 'zext_ln744_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3199 [1/1] (0.00ns)   --->   "%sk_addr_249 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_18" [dilithium2/poly.c:744]   --->   Operation 3199 'getelementptr' 'sk_addr_249' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3200 [2/2] (2.77ns)   --->   "%sk_load_249 = load i12 %sk_addr_249" [dilithium2/poly.c:744]   --->   Operation 3200 'load' 'sk_load_249' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_119 : Operation 3201 [1/1] (1.77ns)   --->   "%add_ln745_18 = add i12 %a_read, i12 237" [dilithium2/poly.c:745]   --->   Operation 3201 'add' 'add_ln745_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln745_18 = zext i12 %add_ln745_18" [dilithium2/poly.c:745]   --->   Operation 3202 'zext' 'zext_ln745_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3203 [1/1] (0.00ns)   --->   "%sk_addr_250 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_18" [dilithium2/poly.c:745]   --->   Operation 3203 'getelementptr' 'sk_addr_250' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3204 [2/2] (2.77ns)   --->   "%sk_load_250 = load i12 %sk_addr_250" [dilithium2/poly.c:745]   --->   Operation 3204 'load' 'sk_load_250' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_119 : Operation 3205 [1/1] (1.80ns)   --->   "%sub_ln775_18 = sub i14 4096, i14 %zext_ln743_18" [dilithium2/poly.c:775]   --->   Operation 3205 'sub' 'sub_ln775_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln775_18 = sext i14 %sub_ln775_18" [dilithium2/poly.c:775]   --->   Operation 3206 'sext' 'sext_ln775_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3207 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_18, i10 %r_addr_144" [dilithium2/poly.c:775]   --->   Operation 3207 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 120 <SV = 119> <Delay = 7.35>
ST_120 : Operation 3208 [1/1] (0.00ns)   --->   "%or_ln743_18 = or i10 %tmp_s, i10 145" [dilithium2/poly.c:743]   --->   Operation 3208 'or' 'or_ln743_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln743_82 = zext i10 %or_ln743_18" [dilithium2/poly.c:743]   --->   Operation 3209 'zext' 'zext_ln743_82' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3210 [1/1] (0.00ns)   --->   "%r_addr_145 = getelementptr i32 %r, i64 0, i64 %zext_ln743_82" [dilithium2/poly.c:743]   --->   Operation 3210 'getelementptr' 'r_addr_145' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%lshr_ln743_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_248, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3211 'partselect' 'lshr_ln743_17' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%zext_ln743_50 = zext i3 %lshr_ln743_17" [dilithium2/poly.c:743]   --->   Operation 3212 'zext' 'zext_ln743_50' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3213 [1/2] (2.77ns)   --->   "%sk_load_249 = load i12 %sk_addr_249" [dilithium2/poly.c:744]   --->   Operation 3213 'load' 'sk_load_249' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_120 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%trunc_ln744_18 = trunc i8 %sk_load_249" [dilithium2/poly.c:744]   --->   Operation 3214 'trunc' 'trunc_ln744_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3215 [1/2] (2.77ns)   --->   "%sk_load_250 = load i12 %sk_addr_250" [dilithium2/poly.c:745]   --->   Operation 3215 'load' 'sk_load_250' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_120 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%trunc_ln746_18 = trunc i8 %sk_load_250" [dilithium2/poly.c:746]   --->   Operation 3216 'trunc' 'trunc_ln746_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%tmp_235 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_50" [dilithium2/poly.c:746]   --->   Operation 3217 'bitconcatenate' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%tmp_236 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_18, i3 0" [dilithium2/poly.c:746]   --->   Operation 3218 'bitconcatenate' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%or_ln746_48 = or i9 %tmp_236, i9 %tmp_235" [dilithium2/poly.c:746]   --->   Operation 3219 'or' 'or_ln746_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%tmp_237 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_249, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3220 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%or_ln746_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_18, i2 %tmp_237, i9 %or_ln746_48" [dilithium2/poly.c:746]   --->   Operation 3221 'bitconcatenate' 'or_ln746_17' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_18)   --->   "%zext_ln748_18 = zext i13 %or_ln746_17" [dilithium2/poly.c:748]   --->   Operation 3222 'zext' 'zext_ln748_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3223 [1/1] (0.00ns)   --->   "%lshr_ln748_17 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_250, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3223 'partselect' 'lshr_ln748_17' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3224 [1/1] (1.77ns)   --->   "%add_ln749_18 = add i12 %a_read, i12 238" [dilithium2/poly.c:749]   --->   Operation 3224 'add' 'add_ln749_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln749_18 = zext i12 %add_ln749_18" [dilithium2/poly.c:749]   --->   Operation 3225 'zext' 'zext_ln749_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3226 [1/1] (0.00ns)   --->   "%sk_addr_251 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_18" [dilithium2/poly.c:749]   --->   Operation 3226 'getelementptr' 'sk_addr_251' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3227 [2/2] (2.77ns)   --->   "%sk_load_251 = load i12 %sk_addr_251" [dilithium2/poly.c:749]   --->   Operation 3227 'load' 'sk_load_251' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_120 : Operation 3228 [1/1] (1.77ns)   --->   "%add_ln753_18 = add i12 %a_read, i12 239" [dilithium2/poly.c:753]   --->   Operation 3228 'add' 'add_ln753_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln753_18 = zext i12 %add_ln753_18" [dilithium2/poly.c:753]   --->   Operation 3229 'zext' 'zext_ln753_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3230 [1/1] (0.00ns)   --->   "%sk_addr_252 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_18" [dilithium2/poly.c:753]   --->   Operation 3230 'getelementptr' 'sk_addr_252' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3231 [2/2] (2.77ns)   --->   "%sk_load_252 = load i12 %sk_addr_252" [dilithium2/poly.c:753]   --->   Operation 3231 'load' 'sk_load_252' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_120 : Operation 3232 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_18 = sub i14 4096, i14 %zext_ln748_18" [dilithium2/poly.c:776]   --->   Operation 3232 'sub' 'sub_ln776_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln776_18 = sext i14 %sub_ln776_18" [dilithium2/poly.c:776]   --->   Operation 3233 'sext' 'sext_ln776_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3234 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_18, i10 %r_addr_145" [dilithium2/poly.c:776]   --->   Operation 3234 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 121 <SV = 120> <Delay = 7.35>
ST_121 : Operation 3235 [1/1] (0.00ns)   --->   "%or_ln748_18 = or i10 %tmp_s, i10 146" [dilithium2/poly.c:748]   --->   Operation 3235 'or' 'or_ln748_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln748_50 = zext i10 %or_ln748_18" [dilithium2/poly.c:748]   --->   Operation 3236 'zext' 'zext_ln748_50' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3237 [1/1] (0.00ns)   --->   "%r_addr_146 = getelementptr i32 %r, i64 0, i64 %zext_ln748_50" [dilithium2/poly.c:748]   --->   Operation 3237 'getelementptr' 'r_addr_146' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3238 [1/2] (2.77ns)   --->   "%sk_load_251 = load i12 %sk_addr_251" [dilithium2/poly.c:749]   --->   Operation 3238 'load' 'sk_load_251' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_121 : Operation 3239 [1/1] (0.00ns)   --->   "%trunc_ln750_18 = trunc i8 %sk_load_251" [dilithium2/poly.c:750]   --->   Operation 3239 'trunc' 'trunc_ln750_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3240 [1/1] (0.00ns)   --->   "%or_ln750_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_18, i6 %lshr_ln748_17" [dilithium2/poly.c:750]   --->   Operation 3240 'bitconcatenate' 'or_ln750_17' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln752_18 = zext i13 %or_ln750_17" [dilithium2/poly.c:752]   --->   Operation 3241 'zext' 'zext_ln752_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3242 [1/2] (2.77ns)   --->   "%sk_load_252 = load i12 %sk_addr_252" [dilithium2/poly.c:753]   --->   Operation 3242 'load' 'sk_load_252' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_121 : Operation 3243 [1/1] (1.77ns)   --->   "%add_ln754_18 = add i12 %a_read, i12 240" [dilithium2/poly.c:754]   --->   Operation 3243 'add' 'add_ln754_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln754_18 = zext i12 %add_ln754_18" [dilithium2/poly.c:754]   --->   Operation 3244 'zext' 'zext_ln754_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3245 [1/1] (0.00ns)   --->   "%sk_addr_253 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_18" [dilithium2/poly.c:754]   --->   Operation 3245 'getelementptr' 'sk_addr_253' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3246 [2/2] (2.77ns)   --->   "%sk_load_253 = load i12 %sk_addr_253" [dilithium2/poly.c:754]   --->   Operation 3246 'load' 'sk_load_253' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_121 : Operation 3247 [1/1] (1.77ns)   --->   "%add_ln758_18 = add i12 %a_read, i12 241" [dilithium2/poly.c:758]   --->   Operation 3247 'add' 'add_ln758_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln758_18 = zext i12 %add_ln758_18" [dilithium2/poly.c:758]   --->   Operation 3248 'zext' 'zext_ln758_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3249 [1/1] (0.00ns)   --->   "%sk_addr_254 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_18" [dilithium2/poly.c:758]   --->   Operation 3249 'getelementptr' 'sk_addr_254' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3250 [2/2] (2.77ns)   --->   "%sk_load_254 = load i12 %sk_addr_254" [dilithium2/poly.c:758]   --->   Operation 3250 'load' 'sk_load_254' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_121 : Operation 3251 [1/1] (1.80ns)   --->   "%sub_ln777_18 = sub i14 4096, i14 %zext_ln752_18" [dilithium2/poly.c:777]   --->   Operation 3251 'sub' 'sub_ln777_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln777_18 = sext i14 %sub_ln777_18" [dilithium2/poly.c:777]   --->   Operation 3252 'sext' 'sext_ln777_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3253 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_18, i10 %r_addr_146" [dilithium2/poly.c:777]   --->   Operation 3253 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 122 <SV = 121> <Delay = 7.35>
ST_122 : Operation 3254 [1/1] (0.00ns)   --->   "%or_ln752_18 = or i10 %tmp_s, i10 147" [dilithium2/poly.c:752]   --->   Operation 3254 'or' 'or_ln752_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln752_82 = zext i10 %or_ln752_18" [dilithium2/poly.c:752]   --->   Operation 3255 'zext' 'zext_ln752_82' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3256 [1/1] (0.00ns)   --->   "%r_addr_147 = getelementptr i32 %r, i64 0, i64 %zext_ln752_82" [dilithium2/poly.c:752]   --->   Operation 3256 'getelementptr' 'r_addr_147' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_251, i32 7" [dilithium2/poly.c:752]   --->   Operation 3257 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%zext_ln752_50 = zext i1 %tmp_238" [dilithium2/poly.c:752]   --->   Operation 3258 'zext' 'zext_ln752_50' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%shl_ln753_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_252, i1 0" [dilithium2/poly.c:753]   --->   Operation 3259 'bitconcatenate' 'shl_ln753_17' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3260 [1/2] (2.77ns)   --->   "%sk_load_253 = load i12 %sk_addr_253" [dilithium2/poly.c:754]   --->   Operation 3260 'load' 'sk_load_253' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_122 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%trunc_ln755_18 = trunc i8 %sk_load_253" [dilithium2/poly.c:755]   --->   Operation 3261 'trunc' 'trunc_ln755_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%tmp_239 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_50" [dilithium2/poly.c:755]   --->   Operation 3262 'bitconcatenate' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%or_ln755_48 = or i9 %tmp_239, i9 %shl_ln753_17" [dilithium2/poly.c:755]   --->   Operation 3263 'or' 'or_ln755_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%or_ln755_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_18, i9 %or_ln755_48" [dilithium2/poly.c:755]   --->   Operation 3264 'bitconcatenate' 'or_ln755_17' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_18)   --->   "%zext_ln757_18 = zext i13 %or_ln755_17" [dilithium2/poly.c:757]   --->   Operation 3265 'zext' 'zext_ln757_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3266 [1/2] (2.77ns)   --->   "%sk_load_254 = load i12 %sk_addr_254" [dilithium2/poly.c:758]   --->   Operation 3266 'load' 'sk_load_254' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_122 : Operation 3267 [1/1] (1.77ns)   --->   "%add_ln759_18 = add i12 %a_read, i12 242" [dilithium2/poly.c:759]   --->   Operation 3267 'add' 'add_ln759_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln759_18 = zext i12 %add_ln759_18" [dilithium2/poly.c:759]   --->   Operation 3268 'zext' 'zext_ln759_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3269 [1/1] (0.00ns)   --->   "%sk_addr_255 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_18" [dilithium2/poly.c:759]   --->   Operation 3269 'getelementptr' 'sk_addr_255' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3270 [2/2] (2.77ns)   --->   "%sk_load_255 = load i12 %sk_addr_255" [dilithium2/poly.c:759]   --->   Operation 3270 'load' 'sk_load_255' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_122 : Operation 3271 [1/1] (1.77ns)   --->   "%add_ln763_18 = add i12 %a_read, i12 243" [dilithium2/poly.c:763]   --->   Operation 3271 'add' 'add_ln763_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3272 [1/1] (0.00ns)   --->   "%zext_ln763_18 = zext i12 %add_ln763_18" [dilithium2/poly.c:763]   --->   Operation 3272 'zext' 'zext_ln763_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3273 [1/1] (0.00ns)   --->   "%sk_addr_256 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_18" [dilithium2/poly.c:763]   --->   Operation 3273 'getelementptr' 'sk_addr_256' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3274 [2/2] (2.77ns)   --->   "%sk_load_256 = load i12 %sk_addr_256" [dilithium2/poly.c:763]   --->   Operation 3274 'load' 'sk_load_256' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_122 : Operation 3275 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_18 = sub i14 4096, i14 %zext_ln757_18" [dilithium2/poly.c:778]   --->   Operation 3275 'sub' 'sub_ln778_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln778_18 = sext i14 %sub_ln778_18" [dilithium2/poly.c:778]   --->   Operation 3276 'sext' 'sext_ln778_18' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3277 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_18, i10 %r_addr_147" [dilithium2/poly.c:778]   --->   Operation 3277 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 123 <SV = 122> <Delay = 7.35>
ST_123 : Operation 3278 [1/1] (0.00ns)   --->   "%or_ln757_18 = or i10 %tmp_s, i10 148" [dilithium2/poly.c:757]   --->   Operation 3278 'or' 'or_ln757_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln757_82 = zext i10 %or_ln757_18" [dilithium2/poly.c:757]   --->   Operation 3279 'zext' 'zext_ln757_82' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3280 [1/1] (0.00ns)   --->   "%r_addr_148 = getelementptr i32 %r, i64 0, i64 %zext_ln757_82" [dilithium2/poly.c:757]   --->   Operation 3280 'getelementptr' 'r_addr_148' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3281 [1/1] (0.00ns)   --->   "%or_ln762_18 = or i10 %tmp_s, i10 149" [dilithium2/poly.c:762]   --->   Operation 3281 'or' 'or_ln762_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3282 [1/1] (0.00ns)   --->   "%zext_ln762_50 = zext i10 %or_ln762_18" [dilithium2/poly.c:762]   --->   Operation 3282 'zext' 'zext_ln762_50' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3283 [1/1] (0.00ns)   --->   "%r_addr_149 = getelementptr i32 %r, i64 0, i64 %zext_ln762_50" [dilithium2/poly.c:762]   --->   Operation 3283 'getelementptr' 'r_addr_149' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%lshr_ln757_17 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_253, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3284 'partselect' 'lshr_ln757_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%zext_ln757_50 = zext i4 %lshr_ln757_17" [dilithium2/poly.c:757]   --->   Operation 3285 'zext' 'zext_ln757_50' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%trunc_ln758_18 = trunc i8 %sk_load_254" [dilithium2/poly.c:758]   --->   Operation 3286 'trunc' 'trunc_ln758_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3287 [1/2] (2.77ns)   --->   "%sk_load_255 = load i12 %sk_addr_255" [dilithium2/poly.c:759]   --->   Operation 3287 'load' 'sk_load_255' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_123 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%trunc_ln760_18 = trunc i8 %sk_load_255" [dilithium2/poly.c:760]   --->   Operation 3288 'trunc' 'trunc_ln760_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%tmp_240 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_50" [dilithium2/poly.c:760]   --->   Operation 3289 'bitconcatenate' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%tmp_241 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_18, i4 0" [dilithium2/poly.c:760]   --->   Operation 3290 'bitconcatenate' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%or_ln760_48 = or i9 %tmp_241, i9 %tmp_240" [dilithium2/poly.c:760]   --->   Operation 3291 'or' 'or_ln760_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%tmp_242 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_254, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3292 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%or_ln760_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_18, i3 %tmp_242, i9 %or_ln760_48" [dilithium2/poly.c:760]   --->   Operation 3293 'bitconcatenate' 'or_ln760_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_18)   --->   "%zext_ln762_18 = zext i13 %or_ln760_17" [dilithium2/poly.c:762]   --->   Operation 3294 'zext' 'zext_ln762_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3295 [1/1] (0.00ns)   --->   "%lshr_ln762_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_255, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3295 'partselect' 'lshr_ln762_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3296 [1/2] (2.77ns)   --->   "%sk_load_256 = load i12 %sk_addr_256" [dilithium2/poly.c:763]   --->   Operation 3296 'load' 'sk_load_256' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_123 : Operation 3297 [1/1] (0.00ns)   --->   "%trunc_ln764_18 = trunc i8 %sk_load_256" [dilithium2/poly.c:764]   --->   Operation 3297 'trunc' 'trunc_ln764_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3298 [1/1] (0.00ns)   --->   "%or_ln764_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_18, i7 %lshr_ln762_17" [dilithium2/poly.c:764]   --->   Operation 3298 'bitconcatenate' 'or_ln764_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3299 [1/1] (0.00ns)   --->   "%zext_ln766_18 = zext i13 %or_ln764_17" [dilithium2/poly.c:766]   --->   Operation 3299 'zext' 'zext_ln766_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3300 [1/1] (1.77ns)   --->   "%add_ln767_18 = add i12 %a_read, i12 244" [dilithium2/poly.c:767]   --->   Operation 3300 'add' 'add_ln767_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln767_18 = zext i12 %add_ln767_18" [dilithium2/poly.c:767]   --->   Operation 3301 'zext' 'zext_ln767_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3302 [1/1] (0.00ns)   --->   "%sk_addr_257 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_18" [dilithium2/poly.c:767]   --->   Operation 3302 'getelementptr' 'sk_addr_257' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3303 [2/2] (2.77ns)   --->   "%sk_load_257 = load i12 %sk_addr_257" [dilithium2/poly.c:767]   --->   Operation 3303 'load' 'sk_load_257' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_123 : Operation 3304 [1/1] (1.77ns)   --->   "%add_ln768_18 = add i12 %a_read, i12 245" [dilithium2/poly.c:768]   --->   Operation 3304 'add' 'add_ln768_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3305 [1/1] (0.00ns)   --->   "%zext_ln768_18 = zext i12 %add_ln768_18" [dilithium2/poly.c:768]   --->   Operation 3305 'zext' 'zext_ln768_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3306 [1/1] (0.00ns)   --->   "%sk_addr_258 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_18" [dilithium2/poly.c:768]   --->   Operation 3306 'getelementptr' 'sk_addr_258' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3307 [2/2] (2.77ns)   --->   "%sk_load_258 = load i12 %sk_addr_258" [dilithium2/poly.c:768]   --->   Operation 3307 'load' 'sk_load_258' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_123 : Operation 3308 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_18 = sub i14 4096, i14 %zext_ln762_18" [dilithium2/poly.c:779]   --->   Operation 3308 'sub' 'sub_ln779_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln779_18 = sext i14 %sub_ln779_18" [dilithium2/poly.c:779]   --->   Operation 3309 'sext' 'sext_ln779_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3310 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_18, i10 %r_addr_148" [dilithium2/poly.c:779]   --->   Operation 3310 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 3311 [1/1] (1.80ns)   --->   "%sub_ln780_18 = sub i14 4096, i14 %zext_ln766_18" [dilithium2/poly.c:780]   --->   Operation 3311 'sub' 'sub_ln780_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln780_18 = sext i14 %sub_ln780_18" [dilithium2/poly.c:780]   --->   Operation 3312 'sext' 'sext_ln780_18' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3313 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_18, i10 %r_addr_149" [dilithium2/poly.c:780]   --->   Operation 3313 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 124 <SV = 123> <Delay = 7.35>
ST_124 : Operation 3314 [1/1] (0.00ns)   --->   "%or_ln766_18 = or i10 %tmp_s, i10 150" [dilithium2/poly.c:766]   --->   Operation 3314 'or' 'or_ln766_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3315 [1/1] (0.00ns)   --->   "%zext_ln766_82 = zext i10 %or_ln766_18" [dilithium2/poly.c:766]   --->   Operation 3315 'zext' 'zext_ln766_82' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3316 [1/1] (0.00ns)   --->   "%r_addr_150 = getelementptr i32 %r, i64 0, i64 %zext_ln766_82" [dilithium2/poly.c:766]   --->   Operation 3316 'getelementptr' 'r_addr_150' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%lshr_ln766_17 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_256, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3317 'partselect' 'lshr_ln766_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%zext_ln766_50 = zext i2 %lshr_ln766_17" [dilithium2/poly.c:766]   --->   Operation 3318 'zext' 'zext_ln766_50' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3319 [1/2] (2.77ns)   --->   "%sk_load_257 = load i12 %sk_addr_257" [dilithium2/poly.c:767]   --->   Operation 3319 'load' 'sk_load_257' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_124 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%trunc_ln767_18 = trunc i8 %sk_load_257" [dilithium2/poly.c:767]   --->   Operation 3320 'trunc' 'trunc_ln767_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3321 [1/2] (2.77ns)   --->   "%sk_load_258 = load i12 %sk_addr_258" [dilithium2/poly.c:768]   --->   Operation 3321 'load' 'sk_load_258' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_124 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%trunc_ln769_18 = trunc i8 %sk_load_258" [dilithium2/poly.c:769]   --->   Operation 3322 'trunc' 'trunc_ln769_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%tmp_243 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_50" [dilithium2/poly.c:769]   --->   Operation 3323 'bitconcatenate' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%tmp_244 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_18, i2 0" [dilithium2/poly.c:769]   --->   Operation 3324 'bitconcatenate' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%or_ln769_48 = or i9 %tmp_244, i9 %tmp_243" [dilithium2/poly.c:769]   --->   Operation 3325 'or' 'or_ln769_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_257, i32 7" [dilithium2/poly.c:769]   --->   Operation 3326 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%or_ln769_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_18, i1 %tmp_245, i9 %or_ln769_48" [dilithium2/poly.c:769]   --->   Operation 3327 'bitconcatenate' 'or_ln769_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_18)   --->   "%zext_ln771_18 = zext i13 %or_ln769_17" [dilithium2/poly.c:771]   --->   Operation 3328 'zext' 'zext_ln771_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3329 [1/1] (0.00ns)   --->   "%lshr_ln771_17 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_258, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3329 'partselect' 'lshr_ln771_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3330 [1/1] (1.77ns)   --->   "%add_ln772_18 = add i12 %a_read, i12 246" [dilithium2/poly.c:772]   --->   Operation 3330 'add' 'add_ln772_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3331 [1/1] (0.00ns)   --->   "%zext_ln772_18 = zext i12 %add_ln772_18" [dilithium2/poly.c:772]   --->   Operation 3331 'zext' 'zext_ln772_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3332 [1/1] (0.00ns)   --->   "%sk_addr_259 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_18" [dilithium2/poly.c:772]   --->   Operation 3332 'getelementptr' 'sk_addr_259' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3333 [2/2] (2.77ns)   --->   "%sk_load_259 = load i12 %sk_addr_259" [dilithium2/poly.c:772]   --->   Operation 3333 'load' 'sk_load_259' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_124 : Operation 3334 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_18 = sub i14 4096, i14 %zext_ln771_18" [dilithium2/poly.c:781]   --->   Operation 3334 'sub' 'sub_ln781_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln781_18 = sext i14 %sub_ln781_18" [dilithium2/poly.c:781]   --->   Operation 3335 'sext' 'sext_ln781_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3336 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_18, i10 %r_addr_150" [dilithium2/poly.c:781]   --->   Operation 3336 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 3337 [1/1] (1.77ns)   --->   "%add_ln739_18 = add i12 %a_read, i12 247" [dilithium2/poly.c:739]   --->   Operation 3337 'add' 'add_ln739_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln739_18 = zext i12 %add_ln739_18" [dilithium2/poly.c:739]   --->   Operation 3338 'zext' 'zext_ln739_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3339 [1/1] (0.00ns)   --->   "%sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_18" [dilithium2/poly.c:739]   --->   Operation 3339 'getelementptr' 'sk_addr_19' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3340 [2/2] (2.77ns)   --->   "%sk_load_19 = load i12 %sk_addr_19" [dilithium2/poly.c:739]   --->   Operation 3340 'load' 'sk_load_19' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 125 <SV = 124> <Delay = 7.35>
ST_125 : Operation 3341 [1/1] (0.00ns)   --->   "%or_ln771_18 = or i10 %tmp_s, i10 151" [dilithium2/poly.c:771]   --->   Operation 3341 'or' 'or_ln771_18' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln771_50 = zext i10 %or_ln771_18" [dilithium2/poly.c:771]   --->   Operation 3342 'zext' 'zext_ln771_50' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3343 [1/1] (0.00ns)   --->   "%r_addr_151 = getelementptr i32 %r, i64 0, i64 %zext_ln771_50" [dilithium2/poly.c:771]   --->   Operation 3343 'getelementptr' 'r_addr_151' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3344 [1/2] (2.77ns)   --->   "%sk_load_259 = load i12 %sk_addr_259" [dilithium2/poly.c:772]   --->   Operation 3344 'load' 'sk_load_259' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_125 : Operation 3345 [1/1] (0.00ns)   --->   "%or_ln772_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_259, i5 %lshr_ln771_17" [dilithium2/poly.c:772]   --->   Operation 3345 'bitconcatenate' 'or_ln772_17' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln775_18 = zext i13 %or_ln772_17" [dilithium2/poly.c:775]   --->   Operation 3346 'zext' 'zext_ln775_18' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3347 [1/1] (1.80ns)   --->   "%sub_ln782_18 = sub i14 4096, i14 %zext_ln775_18" [dilithium2/poly.c:782]   --->   Operation 3347 'sub' 'sub_ln782_18' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln782_18 = sext i14 %sub_ln782_18" [dilithium2/poly.c:782]   --->   Operation 3348 'sext' 'sext_ln782_18' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3349 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_18, i10 %r_addr_151" [dilithium2/poly.c:782]   --->   Operation 3349 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 3350 [1/2] (2.77ns)   --->   "%sk_load_19 = load i12 %sk_addr_19" [dilithium2/poly.c:739]   --->   Operation 3350 'load' 'sk_load_19' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_125 : Operation 3351 [1/1] (1.77ns)   --->   "%add_ln740_19 = add i12 %a_read, i12 248" [dilithium2/poly.c:740]   --->   Operation 3351 'add' 'add_ln740_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln740_19 = zext i12 %add_ln740_19" [dilithium2/poly.c:740]   --->   Operation 3352 'zext' 'zext_ln740_19' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3353 [1/1] (0.00ns)   --->   "%sk_addr_260 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_19" [dilithium2/poly.c:740]   --->   Operation 3353 'getelementptr' 'sk_addr_260' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3354 [2/2] (2.77ns)   --->   "%sk_load_260 = load i12 %sk_addr_260" [dilithium2/poly.c:740]   --->   Operation 3354 'load' 'sk_load_260' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_125 : Operation 3355 [1/1] (1.77ns)   --->   "%add_ln744_19 = add i12 %a_read, i12 249" [dilithium2/poly.c:744]   --->   Operation 3355 'add' 'add_ln744_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln744_19 = zext i12 %add_ln744_19" [dilithium2/poly.c:744]   --->   Operation 3356 'zext' 'zext_ln744_19' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3357 [1/1] (0.00ns)   --->   "%sk_addr_261 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_19" [dilithium2/poly.c:744]   --->   Operation 3357 'getelementptr' 'sk_addr_261' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3358 [2/2] (2.77ns)   --->   "%sk_load_261 = load i12 %sk_addr_261" [dilithium2/poly.c:744]   --->   Operation 3358 'load' 'sk_load_261' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 126 <SV = 125> <Delay = 7.35>
ST_126 : Operation 3359 [1/1] (0.00ns)   --->   "%or_ln739_18 = or i10 %tmp_s, i10 152" [dilithium2/poly.c:739]   --->   Operation 3359 'or' 'or_ln739_18' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln739_50 = zext i10 %or_ln739_18" [dilithium2/poly.c:739]   --->   Operation 3360 'zext' 'zext_ln739_50' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3361 [1/1] (0.00ns)   --->   "%r_addr_152 = getelementptr i32 %r, i64 0, i64 %zext_ln739_50" [dilithium2/poly.c:739]   --->   Operation 3361 'getelementptr' 'r_addr_152' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3362 [1/2] (2.77ns)   --->   "%sk_load_260 = load i12 %sk_addr_260" [dilithium2/poly.c:740]   --->   Operation 3362 'load' 'sk_load_260' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_126 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln741_19 = trunc i8 %sk_load_260" [dilithium2/poly.c:741]   --->   Operation 3363 'trunc' 'trunc_ln741_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_19, i8 %sk_load_19" [dilithium2/poly.c:741]   --->   Operation 3364 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln743_19 = zext i13 %tmp_38" [dilithium2/poly.c:743]   --->   Operation 3365 'zext' 'zext_ln743_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3366 [1/2] (2.77ns)   --->   "%sk_load_261 = load i12 %sk_addr_261" [dilithium2/poly.c:744]   --->   Operation 3366 'load' 'sk_load_261' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_126 : Operation 3367 [1/1] (1.77ns)   --->   "%add_ln745_19 = add i12 %a_read, i12 250" [dilithium2/poly.c:745]   --->   Operation 3367 'add' 'add_ln745_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3368 [1/1] (0.00ns)   --->   "%zext_ln745_19 = zext i12 %add_ln745_19" [dilithium2/poly.c:745]   --->   Operation 3368 'zext' 'zext_ln745_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3369 [1/1] (0.00ns)   --->   "%sk_addr_262 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_19" [dilithium2/poly.c:745]   --->   Operation 3369 'getelementptr' 'sk_addr_262' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3370 [2/2] (2.77ns)   --->   "%sk_load_262 = load i12 %sk_addr_262" [dilithium2/poly.c:745]   --->   Operation 3370 'load' 'sk_load_262' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_126 : Operation 3371 [1/1] (1.77ns)   --->   "%add_ln749_19 = add i12 %a_read, i12 251" [dilithium2/poly.c:749]   --->   Operation 3371 'add' 'add_ln749_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln749_19 = zext i12 %add_ln749_19" [dilithium2/poly.c:749]   --->   Operation 3372 'zext' 'zext_ln749_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3373 [1/1] (0.00ns)   --->   "%sk_addr_263 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_19" [dilithium2/poly.c:749]   --->   Operation 3373 'getelementptr' 'sk_addr_263' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3374 [2/2] (2.77ns)   --->   "%sk_load_263 = load i12 %sk_addr_263" [dilithium2/poly.c:749]   --->   Operation 3374 'load' 'sk_load_263' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_126 : Operation 3375 [1/1] (1.80ns)   --->   "%sub_ln775_19 = sub i14 4096, i14 %zext_ln743_19" [dilithium2/poly.c:775]   --->   Operation 3375 'sub' 'sub_ln775_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln775_19 = sext i14 %sub_ln775_19" [dilithium2/poly.c:775]   --->   Operation 3376 'sext' 'sext_ln775_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3377 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_19, i10 %r_addr_152" [dilithium2/poly.c:775]   --->   Operation 3377 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 127 <SV = 126> <Delay = 7.35>
ST_127 : Operation 3378 [1/1] (0.00ns)   --->   "%or_ln743_19 = or i10 %tmp_s, i10 153" [dilithium2/poly.c:743]   --->   Operation 3378 'or' 'or_ln743_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln743_83 = zext i10 %or_ln743_19" [dilithium2/poly.c:743]   --->   Operation 3379 'zext' 'zext_ln743_83' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3380 [1/1] (0.00ns)   --->   "%r_addr_153 = getelementptr i32 %r, i64 0, i64 %zext_ln743_83" [dilithium2/poly.c:743]   --->   Operation 3380 'getelementptr' 'r_addr_153' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3381 [1/1] (0.00ns)   --->   "%or_ln748_19 = or i10 %tmp_s, i10 154" [dilithium2/poly.c:748]   --->   Operation 3381 'or' 'or_ln748_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3382 [1/1] (0.00ns)   --->   "%zext_ln748_51 = zext i10 %or_ln748_19" [dilithium2/poly.c:748]   --->   Operation 3382 'zext' 'zext_ln748_51' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3383 [1/1] (0.00ns)   --->   "%r_addr_154 = getelementptr i32 %r, i64 0, i64 %zext_ln748_51" [dilithium2/poly.c:748]   --->   Operation 3383 'getelementptr' 'r_addr_154' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%lshr_ln743_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_260, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3384 'partselect' 'lshr_ln743_18' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%zext_ln743_51 = zext i3 %lshr_ln743_18" [dilithium2/poly.c:743]   --->   Operation 3385 'zext' 'zext_ln743_51' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%trunc_ln744_19 = trunc i8 %sk_load_261" [dilithium2/poly.c:744]   --->   Operation 3386 'trunc' 'trunc_ln744_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3387 [1/2] (2.77ns)   --->   "%sk_load_262 = load i12 %sk_addr_262" [dilithium2/poly.c:745]   --->   Operation 3387 'load' 'sk_load_262' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_127 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%trunc_ln746_19 = trunc i8 %sk_load_262" [dilithium2/poly.c:746]   --->   Operation 3388 'trunc' 'trunc_ln746_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%tmp_246 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_51" [dilithium2/poly.c:746]   --->   Operation 3389 'bitconcatenate' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%tmp_247 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_19, i3 0" [dilithium2/poly.c:746]   --->   Operation 3390 'bitconcatenate' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%or_ln746_49 = or i9 %tmp_247, i9 %tmp_246" [dilithium2/poly.c:746]   --->   Operation 3391 'or' 'or_ln746_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%tmp_248 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_261, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3392 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%or_ln746_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_19, i2 %tmp_248, i9 %or_ln746_49" [dilithium2/poly.c:746]   --->   Operation 3393 'bitconcatenate' 'or_ln746_18' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_19)   --->   "%zext_ln748_19 = zext i13 %or_ln746_18" [dilithium2/poly.c:748]   --->   Operation 3394 'zext' 'zext_ln748_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3395 [1/1] (0.00ns)   --->   "%lshr_ln748_18 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_262, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3395 'partselect' 'lshr_ln748_18' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3396 [1/2] (2.77ns)   --->   "%sk_load_263 = load i12 %sk_addr_263" [dilithium2/poly.c:749]   --->   Operation 3396 'load' 'sk_load_263' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_127 : Operation 3397 [1/1] (0.00ns)   --->   "%trunc_ln750_19 = trunc i8 %sk_load_263" [dilithium2/poly.c:750]   --->   Operation 3397 'trunc' 'trunc_ln750_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3398 [1/1] (0.00ns)   --->   "%or_ln750_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_19, i6 %lshr_ln748_18" [dilithium2/poly.c:750]   --->   Operation 3398 'bitconcatenate' 'or_ln750_18' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3399 [1/1] (0.00ns)   --->   "%zext_ln752_19 = zext i13 %or_ln750_18" [dilithium2/poly.c:752]   --->   Operation 3399 'zext' 'zext_ln752_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3400 [1/1] (1.77ns)   --->   "%add_ln753_19 = add i12 %a_read, i12 252" [dilithium2/poly.c:753]   --->   Operation 3400 'add' 'add_ln753_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln753_19 = zext i12 %add_ln753_19" [dilithium2/poly.c:753]   --->   Operation 3401 'zext' 'zext_ln753_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3402 [1/1] (0.00ns)   --->   "%sk_addr_264 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_19" [dilithium2/poly.c:753]   --->   Operation 3402 'getelementptr' 'sk_addr_264' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3403 [2/2] (2.77ns)   --->   "%sk_load_264 = load i12 %sk_addr_264" [dilithium2/poly.c:753]   --->   Operation 3403 'load' 'sk_load_264' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_127 : Operation 3404 [1/1] (1.77ns)   --->   "%add_ln754_19 = add i12 %a_read, i12 253" [dilithium2/poly.c:754]   --->   Operation 3404 'add' 'add_ln754_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3405 [1/1] (0.00ns)   --->   "%zext_ln754_19 = zext i12 %add_ln754_19" [dilithium2/poly.c:754]   --->   Operation 3405 'zext' 'zext_ln754_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3406 [1/1] (0.00ns)   --->   "%sk_addr_265 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_19" [dilithium2/poly.c:754]   --->   Operation 3406 'getelementptr' 'sk_addr_265' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3407 [2/2] (2.77ns)   --->   "%sk_load_265 = load i12 %sk_addr_265" [dilithium2/poly.c:754]   --->   Operation 3407 'load' 'sk_load_265' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_127 : Operation 3408 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_19 = sub i14 4096, i14 %zext_ln748_19" [dilithium2/poly.c:776]   --->   Operation 3408 'sub' 'sub_ln776_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln776_19 = sext i14 %sub_ln776_19" [dilithium2/poly.c:776]   --->   Operation 3409 'sext' 'sext_ln776_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3410 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_19, i10 %r_addr_153" [dilithium2/poly.c:776]   --->   Operation 3410 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 3411 [1/1] (1.80ns)   --->   "%sub_ln777_19 = sub i14 4096, i14 %zext_ln752_19" [dilithium2/poly.c:777]   --->   Operation 3411 'sub' 'sub_ln777_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln777_19 = sext i14 %sub_ln777_19" [dilithium2/poly.c:777]   --->   Operation 3412 'sext' 'sext_ln777_19' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3413 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_19, i10 %r_addr_154" [dilithium2/poly.c:777]   --->   Operation 3413 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 128 <SV = 127> <Delay = 7.35>
ST_128 : Operation 3414 [1/1] (0.00ns)   --->   "%or_ln752_19 = or i10 %tmp_s, i10 155" [dilithium2/poly.c:752]   --->   Operation 3414 'or' 'or_ln752_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln752_83 = zext i10 %or_ln752_19" [dilithium2/poly.c:752]   --->   Operation 3415 'zext' 'zext_ln752_83' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3416 [1/1] (0.00ns)   --->   "%r_addr_155 = getelementptr i32 %r, i64 0, i64 %zext_ln752_83" [dilithium2/poly.c:752]   --->   Operation 3416 'getelementptr' 'r_addr_155' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_263, i32 7" [dilithium2/poly.c:752]   --->   Operation 3417 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%zext_ln752_51 = zext i1 %tmp_249" [dilithium2/poly.c:752]   --->   Operation 3418 'zext' 'zext_ln752_51' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3419 [1/2] (2.77ns)   --->   "%sk_load_264 = load i12 %sk_addr_264" [dilithium2/poly.c:753]   --->   Operation 3419 'load' 'sk_load_264' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_128 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%shl_ln753_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_264, i1 0" [dilithium2/poly.c:753]   --->   Operation 3420 'bitconcatenate' 'shl_ln753_18' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3421 [1/2] (2.77ns)   --->   "%sk_load_265 = load i12 %sk_addr_265" [dilithium2/poly.c:754]   --->   Operation 3421 'load' 'sk_load_265' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_128 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%trunc_ln755_19 = trunc i8 %sk_load_265" [dilithium2/poly.c:755]   --->   Operation 3422 'trunc' 'trunc_ln755_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%tmp_250 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_51" [dilithium2/poly.c:755]   --->   Operation 3423 'bitconcatenate' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%or_ln755_49 = or i9 %tmp_250, i9 %shl_ln753_18" [dilithium2/poly.c:755]   --->   Operation 3424 'or' 'or_ln755_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%or_ln755_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_19, i9 %or_ln755_49" [dilithium2/poly.c:755]   --->   Operation 3425 'bitconcatenate' 'or_ln755_18' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_19)   --->   "%zext_ln757_19 = zext i13 %or_ln755_18" [dilithium2/poly.c:757]   --->   Operation 3426 'zext' 'zext_ln757_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3427 [1/1] (1.77ns)   --->   "%add_ln758_19 = add i12 %a_read, i12 254" [dilithium2/poly.c:758]   --->   Operation 3427 'add' 'add_ln758_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln758_19 = zext i12 %add_ln758_19" [dilithium2/poly.c:758]   --->   Operation 3428 'zext' 'zext_ln758_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3429 [1/1] (0.00ns)   --->   "%sk_addr_266 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_19" [dilithium2/poly.c:758]   --->   Operation 3429 'getelementptr' 'sk_addr_266' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3430 [2/2] (2.77ns)   --->   "%sk_load_266 = load i12 %sk_addr_266" [dilithium2/poly.c:758]   --->   Operation 3430 'load' 'sk_load_266' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_128 : Operation 3431 [1/1] (1.77ns)   --->   "%add_ln759_19 = add i12 %a_read, i12 255" [dilithium2/poly.c:759]   --->   Operation 3431 'add' 'add_ln759_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln759_19 = zext i12 %add_ln759_19" [dilithium2/poly.c:759]   --->   Operation 3432 'zext' 'zext_ln759_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3433 [1/1] (0.00ns)   --->   "%sk_addr_267 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_19" [dilithium2/poly.c:759]   --->   Operation 3433 'getelementptr' 'sk_addr_267' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3434 [2/2] (2.77ns)   --->   "%sk_load_267 = load i12 %sk_addr_267" [dilithium2/poly.c:759]   --->   Operation 3434 'load' 'sk_load_267' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_128 : Operation 3435 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_19 = sub i14 4096, i14 %zext_ln757_19" [dilithium2/poly.c:778]   --->   Operation 3435 'sub' 'sub_ln778_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln778_19 = sext i14 %sub_ln778_19" [dilithium2/poly.c:778]   --->   Operation 3436 'sext' 'sext_ln778_19' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3437 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_19, i10 %r_addr_155" [dilithium2/poly.c:778]   --->   Operation 3437 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 129 <SV = 128> <Delay = 7.35>
ST_129 : Operation 3438 [1/1] (0.00ns)   --->   "%or_ln757_19 = or i10 %tmp_s, i10 156" [dilithium2/poly.c:757]   --->   Operation 3438 'or' 'or_ln757_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln757_83 = zext i10 %or_ln757_19" [dilithium2/poly.c:757]   --->   Operation 3439 'zext' 'zext_ln757_83' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3440 [1/1] (0.00ns)   --->   "%r_addr_156 = getelementptr i32 %r, i64 0, i64 %zext_ln757_83" [dilithium2/poly.c:757]   --->   Operation 3440 'getelementptr' 'r_addr_156' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%lshr_ln757_18 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_265, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3441 'partselect' 'lshr_ln757_18' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%zext_ln757_51 = zext i4 %lshr_ln757_18" [dilithium2/poly.c:757]   --->   Operation 3442 'zext' 'zext_ln757_51' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3443 [1/2] (2.77ns)   --->   "%sk_load_266 = load i12 %sk_addr_266" [dilithium2/poly.c:758]   --->   Operation 3443 'load' 'sk_load_266' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_129 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%trunc_ln758_19 = trunc i8 %sk_load_266" [dilithium2/poly.c:758]   --->   Operation 3444 'trunc' 'trunc_ln758_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3445 [1/2] (2.77ns)   --->   "%sk_load_267 = load i12 %sk_addr_267" [dilithium2/poly.c:759]   --->   Operation 3445 'load' 'sk_load_267' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_129 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%trunc_ln760_19 = trunc i8 %sk_load_267" [dilithium2/poly.c:760]   --->   Operation 3446 'trunc' 'trunc_ln760_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%tmp_251 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_51" [dilithium2/poly.c:760]   --->   Operation 3447 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%tmp_252 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_19, i4 0" [dilithium2/poly.c:760]   --->   Operation 3448 'bitconcatenate' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%or_ln760_49 = or i9 %tmp_252, i9 %tmp_251" [dilithium2/poly.c:760]   --->   Operation 3449 'or' 'or_ln760_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%tmp_253 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_266, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3450 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%or_ln760_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_19, i3 %tmp_253, i9 %or_ln760_49" [dilithium2/poly.c:760]   --->   Operation 3451 'bitconcatenate' 'or_ln760_18' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_19)   --->   "%zext_ln762_19 = zext i13 %or_ln760_18" [dilithium2/poly.c:762]   --->   Operation 3452 'zext' 'zext_ln762_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3453 [1/1] (0.00ns)   --->   "%lshr_ln762_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_267, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3453 'partselect' 'lshr_ln762_18' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3454 [1/1] (1.77ns)   --->   "%add_ln763_19 = add i12 %a_read, i12 256" [dilithium2/poly.c:763]   --->   Operation 3454 'add' 'add_ln763_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln763_19 = zext i12 %add_ln763_19" [dilithium2/poly.c:763]   --->   Operation 3455 'zext' 'zext_ln763_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3456 [1/1] (0.00ns)   --->   "%sk_addr_268 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_19" [dilithium2/poly.c:763]   --->   Operation 3456 'getelementptr' 'sk_addr_268' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3457 [2/2] (2.77ns)   --->   "%sk_load_268 = load i12 %sk_addr_268" [dilithium2/poly.c:763]   --->   Operation 3457 'load' 'sk_load_268' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_129 : Operation 3458 [1/1] (1.77ns)   --->   "%add_ln767_19 = add i12 %a_read, i12 257" [dilithium2/poly.c:767]   --->   Operation 3458 'add' 'add_ln767_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3459 [1/1] (0.00ns)   --->   "%zext_ln767_19 = zext i12 %add_ln767_19" [dilithium2/poly.c:767]   --->   Operation 3459 'zext' 'zext_ln767_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3460 [1/1] (0.00ns)   --->   "%sk_addr_269 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_19" [dilithium2/poly.c:767]   --->   Operation 3460 'getelementptr' 'sk_addr_269' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3461 [2/2] (2.77ns)   --->   "%sk_load_269 = load i12 %sk_addr_269" [dilithium2/poly.c:767]   --->   Operation 3461 'load' 'sk_load_269' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_129 : Operation 3462 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_19 = sub i14 4096, i14 %zext_ln762_19" [dilithium2/poly.c:779]   --->   Operation 3462 'sub' 'sub_ln779_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln779_19 = sext i14 %sub_ln779_19" [dilithium2/poly.c:779]   --->   Operation 3463 'sext' 'sext_ln779_19' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3464 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_19, i10 %r_addr_156" [dilithium2/poly.c:779]   --->   Operation 3464 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 130 <SV = 129> <Delay = 7.35>
ST_130 : Operation 3465 [1/1] (0.00ns)   --->   "%or_ln762_19 = or i10 %tmp_s, i10 157" [dilithium2/poly.c:762]   --->   Operation 3465 'or' 'or_ln762_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln762_51 = zext i10 %or_ln762_19" [dilithium2/poly.c:762]   --->   Operation 3466 'zext' 'zext_ln762_51' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3467 [1/1] (0.00ns)   --->   "%r_addr_157 = getelementptr i32 %r, i64 0, i64 %zext_ln762_51" [dilithium2/poly.c:762]   --->   Operation 3467 'getelementptr' 'r_addr_157' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3468 [1/2] (2.77ns)   --->   "%sk_load_268 = load i12 %sk_addr_268" [dilithium2/poly.c:763]   --->   Operation 3468 'load' 'sk_load_268' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_130 : Operation 3469 [1/1] (0.00ns)   --->   "%trunc_ln764_19 = trunc i8 %sk_load_268" [dilithium2/poly.c:764]   --->   Operation 3469 'trunc' 'trunc_ln764_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3470 [1/1] (0.00ns)   --->   "%or_ln764_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_19, i7 %lshr_ln762_18" [dilithium2/poly.c:764]   --->   Operation 3470 'bitconcatenate' 'or_ln764_18' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3471 [1/1] (0.00ns)   --->   "%zext_ln766_19 = zext i13 %or_ln764_18" [dilithium2/poly.c:766]   --->   Operation 3471 'zext' 'zext_ln766_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3472 [1/2] (2.77ns)   --->   "%sk_load_269 = load i12 %sk_addr_269" [dilithium2/poly.c:767]   --->   Operation 3472 'load' 'sk_load_269' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_130 : Operation 3473 [1/1] (1.77ns)   --->   "%add_ln768_19 = add i12 %a_read, i12 258" [dilithium2/poly.c:768]   --->   Operation 3473 'add' 'add_ln768_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln768_19 = zext i12 %add_ln768_19" [dilithium2/poly.c:768]   --->   Operation 3474 'zext' 'zext_ln768_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3475 [1/1] (0.00ns)   --->   "%sk_addr_270 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_19" [dilithium2/poly.c:768]   --->   Operation 3475 'getelementptr' 'sk_addr_270' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3476 [2/2] (2.77ns)   --->   "%sk_load_270 = load i12 %sk_addr_270" [dilithium2/poly.c:768]   --->   Operation 3476 'load' 'sk_load_270' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_130 : Operation 3477 [1/1] (1.77ns)   --->   "%add_ln772_19 = add i12 %a_read, i12 259" [dilithium2/poly.c:772]   --->   Operation 3477 'add' 'add_ln772_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3478 [1/1] (0.00ns)   --->   "%zext_ln772_19 = zext i12 %add_ln772_19" [dilithium2/poly.c:772]   --->   Operation 3478 'zext' 'zext_ln772_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3479 [1/1] (0.00ns)   --->   "%sk_addr_271 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_19" [dilithium2/poly.c:772]   --->   Operation 3479 'getelementptr' 'sk_addr_271' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3480 [2/2] (2.77ns)   --->   "%sk_load_271 = load i12 %sk_addr_271" [dilithium2/poly.c:772]   --->   Operation 3480 'load' 'sk_load_271' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_130 : Operation 3481 [1/1] (1.80ns)   --->   "%sub_ln780_19 = sub i14 4096, i14 %zext_ln766_19" [dilithium2/poly.c:780]   --->   Operation 3481 'sub' 'sub_ln780_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln780_19 = sext i14 %sub_ln780_19" [dilithium2/poly.c:780]   --->   Operation 3482 'sext' 'sext_ln780_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3483 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_19, i10 %r_addr_157" [dilithium2/poly.c:780]   --->   Operation 3483 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 131 <SV = 130> <Delay = 7.35>
ST_131 : Operation 3484 [1/1] (0.00ns)   --->   "%or_ln766_19 = or i10 %tmp_s, i10 158" [dilithium2/poly.c:766]   --->   Operation 3484 'or' 'or_ln766_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln766_83 = zext i10 %or_ln766_19" [dilithium2/poly.c:766]   --->   Operation 3485 'zext' 'zext_ln766_83' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3486 [1/1] (0.00ns)   --->   "%r_addr_158 = getelementptr i32 %r, i64 0, i64 %zext_ln766_83" [dilithium2/poly.c:766]   --->   Operation 3486 'getelementptr' 'r_addr_158' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3487 [1/1] (0.00ns)   --->   "%or_ln771_19 = or i10 %tmp_s, i10 159" [dilithium2/poly.c:771]   --->   Operation 3487 'or' 'or_ln771_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln771_51 = zext i10 %or_ln771_19" [dilithium2/poly.c:771]   --->   Operation 3488 'zext' 'zext_ln771_51' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3489 [1/1] (0.00ns)   --->   "%r_addr_159 = getelementptr i32 %r, i64 0, i64 %zext_ln771_51" [dilithium2/poly.c:771]   --->   Operation 3489 'getelementptr' 'r_addr_159' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%lshr_ln766_18 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_268, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3490 'partselect' 'lshr_ln766_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%zext_ln766_51 = zext i2 %lshr_ln766_18" [dilithium2/poly.c:766]   --->   Operation 3491 'zext' 'zext_ln766_51' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%trunc_ln767_19 = trunc i8 %sk_load_269" [dilithium2/poly.c:767]   --->   Operation 3492 'trunc' 'trunc_ln767_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3493 [1/2] (2.77ns)   --->   "%sk_load_270 = load i12 %sk_addr_270" [dilithium2/poly.c:768]   --->   Operation 3493 'load' 'sk_load_270' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_131 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%trunc_ln769_19 = trunc i8 %sk_load_270" [dilithium2/poly.c:769]   --->   Operation 3494 'trunc' 'trunc_ln769_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%tmp_254 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_51" [dilithium2/poly.c:769]   --->   Operation 3495 'bitconcatenate' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%tmp_255 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_19, i2 0" [dilithium2/poly.c:769]   --->   Operation 3496 'bitconcatenate' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%or_ln769_49 = or i9 %tmp_255, i9 %tmp_254" [dilithium2/poly.c:769]   --->   Operation 3497 'or' 'or_ln769_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_269, i32 7" [dilithium2/poly.c:769]   --->   Operation 3498 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%or_ln769_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_19, i1 %tmp_256, i9 %or_ln769_49" [dilithium2/poly.c:769]   --->   Operation 3499 'bitconcatenate' 'or_ln769_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_19)   --->   "%zext_ln771_19 = zext i13 %or_ln769_18" [dilithium2/poly.c:771]   --->   Operation 3500 'zext' 'zext_ln771_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3501 [1/1] (0.00ns)   --->   "%lshr_ln771_18 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_270, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3501 'partselect' 'lshr_ln771_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3502 [1/2] (2.77ns)   --->   "%sk_load_271 = load i12 %sk_addr_271" [dilithium2/poly.c:772]   --->   Operation 3502 'load' 'sk_load_271' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_131 : Operation 3503 [1/1] (0.00ns)   --->   "%or_ln772_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_271, i5 %lshr_ln771_18" [dilithium2/poly.c:772]   --->   Operation 3503 'bitconcatenate' 'or_ln772_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln775_19 = zext i13 %or_ln772_18" [dilithium2/poly.c:775]   --->   Operation 3504 'zext' 'zext_ln775_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3505 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_19 = sub i14 4096, i14 %zext_ln771_19" [dilithium2/poly.c:781]   --->   Operation 3505 'sub' 'sub_ln781_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln781_19 = sext i14 %sub_ln781_19" [dilithium2/poly.c:781]   --->   Operation 3506 'sext' 'sext_ln781_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3507 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_19, i10 %r_addr_158" [dilithium2/poly.c:781]   --->   Operation 3507 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 3508 [1/1] (1.80ns)   --->   "%sub_ln782_19 = sub i14 4096, i14 %zext_ln775_19" [dilithium2/poly.c:782]   --->   Operation 3508 'sub' 'sub_ln782_19' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln782_19 = sext i14 %sub_ln782_19" [dilithium2/poly.c:782]   --->   Operation 3509 'sext' 'sext_ln782_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3510 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_19, i10 %r_addr_159" [dilithium2/poly.c:782]   --->   Operation 3510 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 3511 [1/1] (1.77ns)   --->   "%add_ln739_19 = add i12 %a_read, i12 260" [dilithium2/poly.c:739]   --->   Operation 3511 'add' 'add_ln739_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3512 [1/1] (0.00ns)   --->   "%zext_ln739_19 = zext i12 %add_ln739_19" [dilithium2/poly.c:739]   --->   Operation 3512 'zext' 'zext_ln739_19' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3513 [1/1] (0.00ns)   --->   "%sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_19" [dilithium2/poly.c:739]   --->   Operation 3513 'getelementptr' 'sk_addr_20' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3514 [2/2] (2.77ns)   --->   "%sk_load_20 = load i12 %sk_addr_20" [dilithium2/poly.c:739]   --->   Operation 3514 'load' 'sk_load_20' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_131 : Operation 3515 [1/1] (1.77ns)   --->   "%add_ln740_20 = add i12 %a_read, i12 261" [dilithium2/poly.c:740]   --->   Operation 3515 'add' 'add_ln740_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3516 [1/1] (0.00ns)   --->   "%zext_ln740_20 = zext i12 %add_ln740_20" [dilithium2/poly.c:740]   --->   Operation 3516 'zext' 'zext_ln740_20' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3517 [1/1] (0.00ns)   --->   "%sk_addr_272 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_20" [dilithium2/poly.c:740]   --->   Operation 3517 'getelementptr' 'sk_addr_272' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3518 [2/2] (2.77ns)   --->   "%sk_load_272 = load i12 %sk_addr_272" [dilithium2/poly.c:740]   --->   Operation 3518 'load' 'sk_load_272' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 132 <SV = 131> <Delay = 7.35>
ST_132 : Operation 3519 [1/1] (0.00ns)   --->   "%or_ln739_19 = or i10 %tmp_s, i10 160" [dilithium2/poly.c:739]   --->   Operation 3519 'or' 'or_ln739_19' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln739_51 = zext i10 %or_ln739_19" [dilithium2/poly.c:739]   --->   Operation 3520 'zext' 'zext_ln739_51' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3521 [1/1] (0.00ns)   --->   "%r_addr_160 = getelementptr i32 %r, i64 0, i64 %zext_ln739_51" [dilithium2/poly.c:739]   --->   Operation 3521 'getelementptr' 'r_addr_160' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3522 [1/2] (2.77ns)   --->   "%sk_load_20 = load i12 %sk_addr_20" [dilithium2/poly.c:739]   --->   Operation 3522 'load' 'sk_load_20' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_132 : Operation 3523 [1/2] (2.77ns)   --->   "%sk_load_272 = load i12 %sk_addr_272" [dilithium2/poly.c:740]   --->   Operation 3523 'load' 'sk_load_272' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_132 : Operation 3524 [1/1] (0.00ns)   --->   "%trunc_ln741_20 = trunc i8 %sk_load_272" [dilithium2/poly.c:741]   --->   Operation 3524 'trunc' 'trunc_ln741_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_20, i8 %sk_load_20" [dilithium2/poly.c:741]   --->   Operation 3525 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3526 [1/1] (0.00ns)   --->   "%zext_ln743_20 = zext i13 %tmp_40" [dilithium2/poly.c:743]   --->   Operation 3526 'zext' 'zext_ln743_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3527 [1/1] (1.77ns)   --->   "%add_ln744_20 = add i12 %a_read, i12 262" [dilithium2/poly.c:744]   --->   Operation 3527 'add' 'add_ln744_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln744_20 = zext i12 %add_ln744_20" [dilithium2/poly.c:744]   --->   Operation 3528 'zext' 'zext_ln744_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3529 [1/1] (0.00ns)   --->   "%sk_addr_273 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_20" [dilithium2/poly.c:744]   --->   Operation 3529 'getelementptr' 'sk_addr_273' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3530 [2/2] (2.77ns)   --->   "%sk_load_273 = load i12 %sk_addr_273" [dilithium2/poly.c:744]   --->   Operation 3530 'load' 'sk_load_273' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_132 : Operation 3531 [1/1] (1.77ns)   --->   "%add_ln745_20 = add i12 %a_read, i12 263" [dilithium2/poly.c:745]   --->   Operation 3531 'add' 'add_ln745_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln745_20 = zext i12 %add_ln745_20" [dilithium2/poly.c:745]   --->   Operation 3532 'zext' 'zext_ln745_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3533 [1/1] (0.00ns)   --->   "%sk_addr_274 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_20" [dilithium2/poly.c:745]   --->   Operation 3533 'getelementptr' 'sk_addr_274' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3534 [2/2] (2.77ns)   --->   "%sk_load_274 = load i12 %sk_addr_274" [dilithium2/poly.c:745]   --->   Operation 3534 'load' 'sk_load_274' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_132 : Operation 3535 [1/1] (1.80ns)   --->   "%sub_ln775_20 = sub i14 4096, i14 %zext_ln743_20" [dilithium2/poly.c:775]   --->   Operation 3535 'sub' 'sub_ln775_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln775_20 = sext i14 %sub_ln775_20" [dilithium2/poly.c:775]   --->   Operation 3536 'sext' 'sext_ln775_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3537 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_20, i10 %r_addr_160" [dilithium2/poly.c:775]   --->   Operation 3537 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 133 <SV = 132> <Delay = 7.35>
ST_133 : Operation 3538 [1/1] (0.00ns)   --->   "%or_ln743_20 = or i10 %tmp_s, i10 161" [dilithium2/poly.c:743]   --->   Operation 3538 'or' 'or_ln743_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln743_84 = zext i10 %or_ln743_20" [dilithium2/poly.c:743]   --->   Operation 3539 'zext' 'zext_ln743_84' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3540 [1/1] (0.00ns)   --->   "%r_addr_161 = getelementptr i32 %r, i64 0, i64 %zext_ln743_84" [dilithium2/poly.c:743]   --->   Operation 3540 'getelementptr' 'r_addr_161' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%lshr_ln743_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_272, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3541 'partselect' 'lshr_ln743_19' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%zext_ln743_52 = zext i3 %lshr_ln743_19" [dilithium2/poly.c:743]   --->   Operation 3542 'zext' 'zext_ln743_52' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3543 [1/2] (2.77ns)   --->   "%sk_load_273 = load i12 %sk_addr_273" [dilithium2/poly.c:744]   --->   Operation 3543 'load' 'sk_load_273' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_133 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%trunc_ln744_20 = trunc i8 %sk_load_273" [dilithium2/poly.c:744]   --->   Operation 3544 'trunc' 'trunc_ln744_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3545 [1/2] (2.77ns)   --->   "%sk_load_274 = load i12 %sk_addr_274" [dilithium2/poly.c:745]   --->   Operation 3545 'load' 'sk_load_274' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_133 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%trunc_ln746_20 = trunc i8 %sk_load_274" [dilithium2/poly.c:746]   --->   Operation 3546 'trunc' 'trunc_ln746_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%tmp_257 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_52" [dilithium2/poly.c:746]   --->   Operation 3547 'bitconcatenate' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%tmp_258 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_20, i3 0" [dilithium2/poly.c:746]   --->   Operation 3548 'bitconcatenate' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%or_ln746_50 = or i9 %tmp_258, i9 %tmp_257" [dilithium2/poly.c:746]   --->   Operation 3549 'or' 'or_ln746_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%tmp_259 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_273, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3550 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%or_ln746_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_20, i2 %tmp_259, i9 %or_ln746_50" [dilithium2/poly.c:746]   --->   Operation 3551 'bitconcatenate' 'or_ln746_19' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_20)   --->   "%zext_ln748_20 = zext i13 %or_ln746_19" [dilithium2/poly.c:748]   --->   Operation 3552 'zext' 'zext_ln748_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3553 [1/1] (0.00ns)   --->   "%lshr_ln748_19 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_274, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3553 'partselect' 'lshr_ln748_19' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3554 [1/1] (1.77ns)   --->   "%add_ln749_20 = add i12 %a_read, i12 264" [dilithium2/poly.c:749]   --->   Operation 3554 'add' 'add_ln749_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3555 [1/1] (0.00ns)   --->   "%zext_ln749_20 = zext i12 %add_ln749_20" [dilithium2/poly.c:749]   --->   Operation 3555 'zext' 'zext_ln749_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3556 [1/1] (0.00ns)   --->   "%sk_addr_275 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_20" [dilithium2/poly.c:749]   --->   Operation 3556 'getelementptr' 'sk_addr_275' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3557 [2/2] (2.77ns)   --->   "%sk_load_275 = load i12 %sk_addr_275" [dilithium2/poly.c:749]   --->   Operation 3557 'load' 'sk_load_275' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_133 : Operation 3558 [1/1] (1.77ns)   --->   "%add_ln753_20 = add i12 %a_read, i12 265" [dilithium2/poly.c:753]   --->   Operation 3558 'add' 'add_ln753_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln753_20 = zext i12 %add_ln753_20" [dilithium2/poly.c:753]   --->   Operation 3559 'zext' 'zext_ln753_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3560 [1/1] (0.00ns)   --->   "%sk_addr_276 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_20" [dilithium2/poly.c:753]   --->   Operation 3560 'getelementptr' 'sk_addr_276' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3561 [2/2] (2.77ns)   --->   "%sk_load_276 = load i12 %sk_addr_276" [dilithium2/poly.c:753]   --->   Operation 3561 'load' 'sk_load_276' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_133 : Operation 3562 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_20 = sub i14 4096, i14 %zext_ln748_20" [dilithium2/poly.c:776]   --->   Operation 3562 'sub' 'sub_ln776_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln776_20 = sext i14 %sub_ln776_20" [dilithium2/poly.c:776]   --->   Operation 3563 'sext' 'sext_ln776_20' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3564 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_20, i10 %r_addr_161" [dilithium2/poly.c:776]   --->   Operation 3564 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 134 <SV = 133> <Delay = 7.35>
ST_134 : Operation 3565 [1/1] (0.00ns)   --->   "%or_ln748_20 = or i10 %tmp_s, i10 162" [dilithium2/poly.c:748]   --->   Operation 3565 'or' 'or_ln748_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln748_52 = zext i10 %or_ln748_20" [dilithium2/poly.c:748]   --->   Operation 3566 'zext' 'zext_ln748_52' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3567 [1/1] (0.00ns)   --->   "%r_addr_162 = getelementptr i32 %r, i64 0, i64 %zext_ln748_52" [dilithium2/poly.c:748]   --->   Operation 3567 'getelementptr' 'r_addr_162' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3568 [1/2] (2.77ns)   --->   "%sk_load_275 = load i12 %sk_addr_275" [dilithium2/poly.c:749]   --->   Operation 3568 'load' 'sk_load_275' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_134 : Operation 3569 [1/1] (0.00ns)   --->   "%trunc_ln750_20 = trunc i8 %sk_load_275" [dilithium2/poly.c:750]   --->   Operation 3569 'trunc' 'trunc_ln750_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3570 [1/1] (0.00ns)   --->   "%or_ln750_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_20, i6 %lshr_ln748_19" [dilithium2/poly.c:750]   --->   Operation 3570 'bitconcatenate' 'or_ln750_19' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln752_20 = zext i13 %or_ln750_19" [dilithium2/poly.c:752]   --->   Operation 3571 'zext' 'zext_ln752_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3572 [1/2] (2.77ns)   --->   "%sk_load_276 = load i12 %sk_addr_276" [dilithium2/poly.c:753]   --->   Operation 3572 'load' 'sk_load_276' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_134 : Operation 3573 [1/1] (1.77ns)   --->   "%add_ln754_20 = add i12 %a_read, i12 266" [dilithium2/poly.c:754]   --->   Operation 3573 'add' 'add_ln754_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3574 [1/1] (0.00ns)   --->   "%zext_ln754_20 = zext i12 %add_ln754_20" [dilithium2/poly.c:754]   --->   Operation 3574 'zext' 'zext_ln754_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3575 [1/1] (0.00ns)   --->   "%sk_addr_277 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_20" [dilithium2/poly.c:754]   --->   Operation 3575 'getelementptr' 'sk_addr_277' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3576 [2/2] (2.77ns)   --->   "%sk_load_277 = load i12 %sk_addr_277" [dilithium2/poly.c:754]   --->   Operation 3576 'load' 'sk_load_277' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_134 : Operation 3577 [1/1] (1.77ns)   --->   "%add_ln758_20 = add i12 %a_read, i12 267" [dilithium2/poly.c:758]   --->   Operation 3577 'add' 'add_ln758_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3578 [1/1] (0.00ns)   --->   "%zext_ln758_20 = zext i12 %add_ln758_20" [dilithium2/poly.c:758]   --->   Operation 3578 'zext' 'zext_ln758_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3579 [1/1] (0.00ns)   --->   "%sk_addr_278 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_20" [dilithium2/poly.c:758]   --->   Operation 3579 'getelementptr' 'sk_addr_278' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3580 [2/2] (2.77ns)   --->   "%sk_load_278 = load i12 %sk_addr_278" [dilithium2/poly.c:758]   --->   Operation 3580 'load' 'sk_load_278' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_134 : Operation 3581 [1/1] (1.80ns)   --->   "%sub_ln777_20 = sub i14 4096, i14 %zext_ln752_20" [dilithium2/poly.c:777]   --->   Operation 3581 'sub' 'sub_ln777_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln777_20 = sext i14 %sub_ln777_20" [dilithium2/poly.c:777]   --->   Operation 3582 'sext' 'sext_ln777_20' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3583 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_20, i10 %r_addr_162" [dilithium2/poly.c:777]   --->   Operation 3583 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 135 <SV = 134> <Delay = 7.35>
ST_135 : Operation 3584 [1/1] (0.00ns)   --->   "%or_ln752_20 = or i10 %tmp_s, i10 163" [dilithium2/poly.c:752]   --->   Operation 3584 'or' 'or_ln752_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3585 [1/1] (0.00ns)   --->   "%zext_ln752_84 = zext i10 %or_ln752_20" [dilithium2/poly.c:752]   --->   Operation 3585 'zext' 'zext_ln752_84' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3586 [1/1] (0.00ns)   --->   "%r_addr_163 = getelementptr i32 %r, i64 0, i64 %zext_ln752_84" [dilithium2/poly.c:752]   --->   Operation 3586 'getelementptr' 'r_addr_163' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_275, i32 7" [dilithium2/poly.c:752]   --->   Operation 3587 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%zext_ln752_52 = zext i1 %tmp_260" [dilithium2/poly.c:752]   --->   Operation 3588 'zext' 'zext_ln752_52' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%shl_ln753_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_276, i1 0" [dilithium2/poly.c:753]   --->   Operation 3589 'bitconcatenate' 'shl_ln753_19' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3590 [1/2] (2.77ns)   --->   "%sk_load_277 = load i12 %sk_addr_277" [dilithium2/poly.c:754]   --->   Operation 3590 'load' 'sk_load_277' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_135 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%trunc_ln755_20 = trunc i8 %sk_load_277" [dilithium2/poly.c:755]   --->   Operation 3591 'trunc' 'trunc_ln755_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%tmp_261 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_52" [dilithium2/poly.c:755]   --->   Operation 3592 'bitconcatenate' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%or_ln755_50 = or i9 %tmp_261, i9 %shl_ln753_19" [dilithium2/poly.c:755]   --->   Operation 3593 'or' 'or_ln755_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%or_ln755_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_20, i9 %or_ln755_50" [dilithium2/poly.c:755]   --->   Operation 3594 'bitconcatenate' 'or_ln755_19' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_20)   --->   "%zext_ln757_20 = zext i13 %or_ln755_19" [dilithium2/poly.c:757]   --->   Operation 3595 'zext' 'zext_ln757_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3596 [1/2] (2.77ns)   --->   "%sk_load_278 = load i12 %sk_addr_278" [dilithium2/poly.c:758]   --->   Operation 3596 'load' 'sk_load_278' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_135 : Operation 3597 [1/1] (1.77ns)   --->   "%add_ln759_20 = add i12 %a_read, i12 268" [dilithium2/poly.c:759]   --->   Operation 3597 'add' 'add_ln759_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln759_20 = zext i12 %add_ln759_20" [dilithium2/poly.c:759]   --->   Operation 3598 'zext' 'zext_ln759_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3599 [1/1] (0.00ns)   --->   "%sk_addr_279 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_20" [dilithium2/poly.c:759]   --->   Operation 3599 'getelementptr' 'sk_addr_279' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3600 [2/2] (2.77ns)   --->   "%sk_load_279 = load i12 %sk_addr_279" [dilithium2/poly.c:759]   --->   Operation 3600 'load' 'sk_load_279' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_135 : Operation 3601 [1/1] (1.77ns)   --->   "%add_ln763_20 = add i12 %a_read, i12 269" [dilithium2/poly.c:763]   --->   Operation 3601 'add' 'add_ln763_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3602 [1/1] (0.00ns)   --->   "%zext_ln763_20 = zext i12 %add_ln763_20" [dilithium2/poly.c:763]   --->   Operation 3602 'zext' 'zext_ln763_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3603 [1/1] (0.00ns)   --->   "%sk_addr_280 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_20" [dilithium2/poly.c:763]   --->   Operation 3603 'getelementptr' 'sk_addr_280' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3604 [2/2] (2.77ns)   --->   "%sk_load_280 = load i12 %sk_addr_280" [dilithium2/poly.c:763]   --->   Operation 3604 'load' 'sk_load_280' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_135 : Operation 3605 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_20 = sub i14 4096, i14 %zext_ln757_20" [dilithium2/poly.c:778]   --->   Operation 3605 'sub' 'sub_ln778_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln778_20 = sext i14 %sub_ln778_20" [dilithium2/poly.c:778]   --->   Operation 3606 'sext' 'sext_ln778_20' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3607 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_20, i10 %r_addr_163" [dilithium2/poly.c:778]   --->   Operation 3607 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 136 <SV = 135> <Delay = 7.35>
ST_136 : Operation 3608 [1/1] (0.00ns)   --->   "%or_ln757_20 = or i10 %tmp_s, i10 164" [dilithium2/poly.c:757]   --->   Operation 3608 'or' 'or_ln757_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln757_84 = zext i10 %or_ln757_20" [dilithium2/poly.c:757]   --->   Operation 3609 'zext' 'zext_ln757_84' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3610 [1/1] (0.00ns)   --->   "%r_addr_164 = getelementptr i32 %r, i64 0, i64 %zext_ln757_84" [dilithium2/poly.c:757]   --->   Operation 3610 'getelementptr' 'r_addr_164' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3611 [1/1] (0.00ns)   --->   "%or_ln762_20 = or i10 %tmp_s, i10 165" [dilithium2/poly.c:762]   --->   Operation 3611 'or' 'or_ln762_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3612 [1/1] (0.00ns)   --->   "%zext_ln762_52 = zext i10 %or_ln762_20" [dilithium2/poly.c:762]   --->   Operation 3612 'zext' 'zext_ln762_52' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3613 [1/1] (0.00ns)   --->   "%r_addr_165 = getelementptr i32 %r, i64 0, i64 %zext_ln762_52" [dilithium2/poly.c:762]   --->   Operation 3613 'getelementptr' 'r_addr_165' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%lshr_ln757_19 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_277, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3614 'partselect' 'lshr_ln757_19' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%zext_ln757_52 = zext i4 %lshr_ln757_19" [dilithium2/poly.c:757]   --->   Operation 3615 'zext' 'zext_ln757_52' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%trunc_ln758_20 = trunc i8 %sk_load_278" [dilithium2/poly.c:758]   --->   Operation 3616 'trunc' 'trunc_ln758_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3617 [1/2] (2.77ns)   --->   "%sk_load_279 = load i12 %sk_addr_279" [dilithium2/poly.c:759]   --->   Operation 3617 'load' 'sk_load_279' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_136 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%trunc_ln760_20 = trunc i8 %sk_load_279" [dilithium2/poly.c:760]   --->   Operation 3618 'trunc' 'trunc_ln760_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%tmp_262 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_52" [dilithium2/poly.c:760]   --->   Operation 3619 'bitconcatenate' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%tmp_263 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_20, i4 0" [dilithium2/poly.c:760]   --->   Operation 3620 'bitconcatenate' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%or_ln760_50 = or i9 %tmp_263, i9 %tmp_262" [dilithium2/poly.c:760]   --->   Operation 3621 'or' 'or_ln760_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%tmp_264 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_278, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3622 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%or_ln760_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_20, i3 %tmp_264, i9 %or_ln760_50" [dilithium2/poly.c:760]   --->   Operation 3623 'bitconcatenate' 'or_ln760_19' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_20)   --->   "%zext_ln762_20 = zext i13 %or_ln760_19" [dilithium2/poly.c:762]   --->   Operation 3624 'zext' 'zext_ln762_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3625 [1/1] (0.00ns)   --->   "%lshr_ln762_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_279, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3625 'partselect' 'lshr_ln762_19' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3626 [1/2] (2.77ns)   --->   "%sk_load_280 = load i12 %sk_addr_280" [dilithium2/poly.c:763]   --->   Operation 3626 'load' 'sk_load_280' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_136 : Operation 3627 [1/1] (0.00ns)   --->   "%trunc_ln764_20 = trunc i8 %sk_load_280" [dilithium2/poly.c:764]   --->   Operation 3627 'trunc' 'trunc_ln764_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3628 [1/1] (0.00ns)   --->   "%or_ln764_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_20, i7 %lshr_ln762_19" [dilithium2/poly.c:764]   --->   Operation 3628 'bitconcatenate' 'or_ln764_19' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln766_20 = zext i13 %or_ln764_19" [dilithium2/poly.c:766]   --->   Operation 3629 'zext' 'zext_ln766_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3630 [1/1] (1.77ns)   --->   "%add_ln767_20 = add i12 %a_read, i12 270" [dilithium2/poly.c:767]   --->   Operation 3630 'add' 'add_ln767_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3631 [1/1] (0.00ns)   --->   "%zext_ln767_20 = zext i12 %add_ln767_20" [dilithium2/poly.c:767]   --->   Operation 3631 'zext' 'zext_ln767_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3632 [1/1] (0.00ns)   --->   "%sk_addr_281 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_20" [dilithium2/poly.c:767]   --->   Operation 3632 'getelementptr' 'sk_addr_281' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3633 [2/2] (2.77ns)   --->   "%sk_load_281 = load i12 %sk_addr_281" [dilithium2/poly.c:767]   --->   Operation 3633 'load' 'sk_load_281' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_136 : Operation 3634 [1/1] (1.77ns)   --->   "%add_ln768_20 = add i12 %a_read, i12 271" [dilithium2/poly.c:768]   --->   Operation 3634 'add' 'add_ln768_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3635 [1/1] (0.00ns)   --->   "%zext_ln768_20 = zext i12 %add_ln768_20" [dilithium2/poly.c:768]   --->   Operation 3635 'zext' 'zext_ln768_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3636 [1/1] (0.00ns)   --->   "%sk_addr_282 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_20" [dilithium2/poly.c:768]   --->   Operation 3636 'getelementptr' 'sk_addr_282' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3637 [2/2] (2.77ns)   --->   "%sk_load_282 = load i12 %sk_addr_282" [dilithium2/poly.c:768]   --->   Operation 3637 'load' 'sk_load_282' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_136 : Operation 3638 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_20 = sub i14 4096, i14 %zext_ln762_20" [dilithium2/poly.c:779]   --->   Operation 3638 'sub' 'sub_ln779_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln779_20 = sext i14 %sub_ln779_20" [dilithium2/poly.c:779]   --->   Operation 3639 'sext' 'sext_ln779_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3640 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_20, i10 %r_addr_164" [dilithium2/poly.c:779]   --->   Operation 3640 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 3641 [1/1] (1.80ns)   --->   "%sub_ln780_20 = sub i14 4096, i14 %zext_ln766_20" [dilithium2/poly.c:780]   --->   Operation 3641 'sub' 'sub_ln780_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln780_20 = sext i14 %sub_ln780_20" [dilithium2/poly.c:780]   --->   Operation 3642 'sext' 'sext_ln780_20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3643 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_20, i10 %r_addr_165" [dilithium2/poly.c:780]   --->   Operation 3643 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 137 <SV = 136> <Delay = 7.35>
ST_137 : Operation 3644 [1/1] (0.00ns)   --->   "%or_ln766_20 = or i10 %tmp_s, i10 166" [dilithium2/poly.c:766]   --->   Operation 3644 'or' 'or_ln766_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln766_84 = zext i10 %or_ln766_20" [dilithium2/poly.c:766]   --->   Operation 3645 'zext' 'zext_ln766_84' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3646 [1/1] (0.00ns)   --->   "%r_addr_166 = getelementptr i32 %r, i64 0, i64 %zext_ln766_84" [dilithium2/poly.c:766]   --->   Operation 3646 'getelementptr' 'r_addr_166' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%lshr_ln766_19 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_280, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3647 'partselect' 'lshr_ln766_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%zext_ln766_52 = zext i2 %lshr_ln766_19" [dilithium2/poly.c:766]   --->   Operation 3648 'zext' 'zext_ln766_52' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3649 [1/2] (2.77ns)   --->   "%sk_load_281 = load i12 %sk_addr_281" [dilithium2/poly.c:767]   --->   Operation 3649 'load' 'sk_load_281' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_137 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%trunc_ln767_20 = trunc i8 %sk_load_281" [dilithium2/poly.c:767]   --->   Operation 3650 'trunc' 'trunc_ln767_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3651 [1/2] (2.77ns)   --->   "%sk_load_282 = load i12 %sk_addr_282" [dilithium2/poly.c:768]   --->   Operation 3651 'load' 'sk_load_282' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_137 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%trunc_ln769_20 = trunc i8 %sk_load_282" [dilithium2/poly.c:769]   --->   Operation 3652 'trunc' 'trunc_ln769_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%tmp_265 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_52" [dilithium2/poly.c:769]   --->   Operation 3653 'bitconcatenate' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%tmp_266 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_20, i2 0" [dilithium2/poly.c:769]   --->   Operation 3654 'bitconcatenate' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%or_ln769_50 = or i9 %tmp_266, i9 %tmp_265" [dilithium2/poly.c:769]   --->   Operation 3655 'or' 'or_ln769_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_281, i32 7" [dilithium2/poly.c:769]   --->   Operation 3656 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%or_ln769_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_20, i1 %tmp_267, i9 %or_ln769_50" [dilithium2/poly.c:769]   --->   Operation 3657 'bitconcatenate' 'or_ln769_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_20)   --->   "%zext_ln771_20 = zext i13 %or_ln769_19" [dilithium2/poly.c:771]   --->   Operation 3658 'zext' 'zext_ln771_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3659 [1/1] (0.00ns)   --->   "%lshr_ln771_19 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_282, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3659 'partselect' 'lshr_ln771_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3660 [1/1] (1.77ns)   --->   "%add_ln772_20 = add i12 %a_read, i12 272" [dilithium2/poly.c:772]   --->   Operation 3660 'add' 'add_ln772_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3661 [1/1] (0.00ns)   --->   "%zext_ln772_20 = zext i12 %add_ln772_20" [dilithium2/poly.c:772]   --->   Operation 3661 'zext' 'zext_ln772_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3662 [1/1] (0.00ns)   --->   "%sk_addr_283 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_20" [dilithium2/poly.c:772]   --->   Operation 3662 'getelementptr' 'sk_addr_283' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3663 [2/2] (2.77ns)   --->   "%sk_load_283 = load i12 %sk_addr_283" [dilithium2/poly.c:772]   --->   Operation 3663 'load' 'sk_load_283' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_137 : Operation 3664 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_20 = sub i14 4096, i14 %zext_ln771_20" [dilithium2/poly.c:781]   --->   Operation 3664 'sub' 'sub_ln781_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln781_20 = sext i14 %sub_ln781_20" [dilithium2/poly.c:781]   --->   Operation 3665 'sext' 'sext_ln781_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3666 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_20, i10 %r_addr_166" [dilithium2/poly.c:781]   --->   Operation 3666 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 3667 [1/1] (1.77ns)   --->   "%add_ln739_20 = add i12 %a_read, i12 273" [dilithium2/poly.c:739]   --->   Operation 3667 'add' 'add_ln739_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3668 [1/1] (0.00ns)   --->   "%zext_ln739_20 = zext i12 %add_ln739_20" [dilithium2/poly.c:739]   --->   Operation 3668 'zext' 'zext_ln739_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3669 [1/1] (0.00ns)   --->   "%sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_20" [dilithium2/poly.c:739]   --->   Operation 3669 'getelementptr' 'sk_addr_21' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3670 [2/2] (2.77ns)   --->   "%sk_load_21 = load i12 %sk_addr_21" [dilithium2/poly.c:739]   --->   Operation 3670 'load' 'sk_load_21' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 138 <SV = 137> <Delay = 7.35>
ST_138 : Operation 3671 [1/1] (0.00ns)   --->   "%or_ln771_20 = or i10 %tmp_s, i10 167" [dilithium2/poly.c:771]   --->   Operation 3671 'or' 'or_ln771_20' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3672 [1/1] (0.00ns)   --->   "%zext_ln771_52 = zext i10 %or_ln771_20" [dilithium2/poly.c:771]   --->   Operation 3672 'zext' 'zext_ln771_52' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3673 [1/1] (0.00ns)   --->   "%r_addr_167 = getelementptr i32 %r, i64 0, i64 %zext_ln771_52" [dilithium2/poly.c:771]   --->   Operation 3673 'getelementptr' 'r_addr_167' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3674 [1/2] (2.77ns)   --->   "%sk_load_283 = load i12 %sk_addr_283" [dilithium2/poly.c:772]   --->   Operation 3674 'load' 'sk_load_283' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_138 : Operation 3675 [1/1] (0.00ns)   --->   "%or_ln772_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_283, i5 %lshr_ln771_19" [dilithium2/poly.c:772]   --->   Operation 3675 'bitconcatenate' 'or_ln772_19' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln775_20 = zext i13 %or_ln772_19" [dilithium2/poly.c:775]   --->   Operation 3676 'zext' 'zext_ln775_20' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3677 [1/1] (1.80ns)   --->   "%sub_ln782_20 = sub i14 4096, i14 %zext_ln775_20" [dilithium2/poly.c:782]   --->   Operation 3677 'sub' 'sub_ln782_20' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln782_20 = sext i14 %sub_ln782_20" [dilithium2/poly.c:782]   --->   Operation 3678 'sext' 'sext_ln782_20' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3679 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_20, i10 %r_addr_167" [dilithium2/poly.c:782]   --->   Operation 3679 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 3680 [1/2] (2.77ns)   --->   "%sk_load_21 = load i12 %sk_addr_21" [dilithium2/poly.c:739]   --->   Operation 3680 'load' 'sk_load_21' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_138 : Operation 3681 [1/1] (1.77ns)   --->   "%add_ln740_21 = add i12 %a_read, i12 274" [dilithium2/poly.c:740]   --->   Operation 3681 'add' 'add_ln740_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3682 [1/1] (0.00ns)   --->   "%zext_ln740_21 = zext i12 %add_ln740_21" [dilithium2/poly.c:740]   --->   Operation 3682 'zext' 'zext_ln740_21' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3683 [1/1] (0.00ns)   --->   "%sk_addr_284 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_21" [dilithium2/poly.c:740]   --->   Operation 3683 'getelementptr' 'sk_addr_284' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3684 [2/2] (2.77ns)   --->   "%sk_load_284 = load i12 %sk_addr_284" [dilithium2/poly.c:740]   --->   Operation 3684 'load' 'sk_load_284' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_138 : Operation 3685 [1/1] (1.77ns)   --->   "%add_ln744_21 = add i12 %a_read, i12 275" [dilithium2/poly.c:744]   --->   Operation 3685 'add' 'add_ln744_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln744_21 = zext i12 %add_ln744_21" [dilithium2/poly.c:744]   --->   Operation 3686 'zext' 'zext_ln744_21' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3687 [1/1] (0.00ns)   --->   "%sk_addr_285 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_21" [dilithium2/poly.c:744]   --->   Operation 3687 'getelementptr' 'sk_addr_285' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3688 [2/2] (2.77ns)   --->   "%sk_load_285 = load i12 %sk_addr_285" [dilithium2/poly.c:744]   --->   Operation 3688 'load' 'sk_load_285' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 139 <SV = 138> <Delay = 7.35>
ST_139 : Operation 3689 [1/1] (0.00ns)   --->   "%or_ln739_20 = or i10 %tmp_s, i10 168" [dilithium2/poly.c:739]   --->   Operation 3689 'or' 'or_ln739_20' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3690 [1/1] (0.00ns)   --->   "%zext_ln739_52 = zext i10 %or_ln739_20" [dilithium2/poly.c:739]   --->   Operation 3690 'zext' 'zext_ln739_52' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3691 [1/1] (0.00ns)   --->   "%r_addr_168 = getelementptr i32 %r, i64 0, i64 %zext_ln739_52" [dilithium2/poly.c:739]   --->   Operation 3691 'getelementptr' 'r_addr_168' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3692 [1/2] (2.77ns)   --->   "%sk_load_284 = load i12 %sk_addr_284" [dilithium2/poly.c:740]   --->   Operation 3692 'load' 'sk_load_284' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_139 : Operation 3693 [1/1] (0.00ns)   --->   "%trunc_ln741_21 = trunc i8 %sk_load_284" [dilithium2/poly.c:741]   --->   Operation 3693 'trunc' 'trunc_ln741_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3694 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_21, i8 %sk_load_21" [dilithium2/poly.c:741]   --->   Operation 3694 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3695 [1/1] (0.00ns)   --->   "%zext_ln743_21 = zext i13 %tmp_42" [dilithium2/poly.c:743]   --->   Operation 3695 'zext' 'zext_ln743_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3696 [1/2] (2.77ns)   --->   "%sk_load_285 = load i12 %sk_addr_285" [dilithium2/poly.c:744]   --->   Operation 3696 'load' 'sk_load_285' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_139 : Operation 3697 [1/1] (1.77ns)   --->   "%add_ln745_21 = add i12 %a_read, i12 276" [dilithium2/poly.c:745]   --->   Operation 3697 'add' 'add_ln745_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln745_21 = zext i12 %add_ln745_21" [dilithium2/poly.c:745]   --->   Operation 3698 'zext' 'zext_ln745_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3699 [1/1] (0.00ns)   --->   "%sk_addr_286 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_21" [dilithium2/poly.c:745]   --->   Operation 3699 'getelementptr' 'sk_addr_286' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3700 [2/2] (2.77ns)   --->   "%sk_load_286 = load i12 %sk_addr_286" [dilithium2/poly.c:745]   --->   Operation 3700 'load' 'sk_load_286' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_139 : Operation 3701 [1/1] (1.77ns)   --->   "%add_ln749_21 = add i12 %a_read, i12 277" [dilithium2/poly.c:749]   --->   Operation 3701 'add' 'add_ln749_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln749_21 = zext i12 %add_ln749_21" [dilithium2/poly.c:749]   --->   Operation 3702 'zext' 'zext_ln749_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3703 [1/1] (0.00ns)   --->   "%sk_addr_287 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_21" [dilithium2/poly.c:749]   --->   Operation 3703 'getelementptr' 'sk_addr_287' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3704 [2/2] (2.77ns)   --->   "%sk_load_287 = load i12 %sk_addr_287" [dilithium2/poly.c:749]   --->   Operation 3704 'load' 'sk_load_287' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_139 : Operation 3705 [1/1] (1.80ns)   --->   "%sub_ln775_21 = sub i14 4096, i14 %zext_ln743_21" [dilithium2/poly.c:775]   --->   Operation 3705 'sub' 'sub_ln775_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln775_21 = sext i14 %sub_ln775_21" [dilithium2/poly.c:775]   --->   Operation 3706 'sext' 'sext_ln775_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3707 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_21, i10 %r_addr_168" [dilithium2/poly.c:775]   --->   Operation 3707 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 140 <SV = 139> <Delay = 7.35>
ST_140 : Operation 3708 [1/1] (0.00ns)   --->   "%or_ln743_21 = or i10 %tmp_s, i10 169" [dilithium2/poly.c:743]   --->   Operation 3708 'or' 'or_ln743_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln743_85 = zext i10 %or_ln743_21" [dilithium2/poly.c:743]   --->   Operation 3709 'zext' 'zext_ln743_85' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3710 [1/1] (0.00ns)   --->   "%r_addr_169 = getelementptr i32 %r, i64 0, i64 %zext_ln743_85" [dilithium2/poly.c:743]   --->   Operation 3710 'getelementptr' 'r_addr_169' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3711 [1/1] (0.00ns)   --->   "%or_ln748_21 = or i10 %tmp_s, i10 170" [dilithium2/poly.c:748]   --->   Operation 3711 'or' 'or_ln748_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3712 [1/1] (0.00ns)   --->   "%zext_ln748_53 = zext i10 %or_ln748_21" [dilithium2/poly.c:748]   --->   Operation 3712 'zext' 'zext_ln748_53' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3713 [1/1] (0.00ns)   --->   "%r_addr_170 = getelementptr i32 %r, i64 0, i64 %zext_ln748_53" [dilithium2/poly.c:748]   --->   Operation 3713 'getelementptr' 'r_addr_170' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%lshr_ln743_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_284, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3714 'partselect' 'lshr_ln743_20' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%zext_ln743_53 = zext i3 %lshr_ln743_20" [dilithium2/poly.c:743]   --->   Operation 3715 'zext' 'zext_ln743_53' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%trunc_ln744_21 = trunc i8 %sk_load_285" [dilithium2/poly.c:744]   --->   Operation 3716 'trunc' 'trunc_ln744_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3717 [1/2] (2.77ns)   --->   "%sk_load_286 = load i12 %sk_addr_286" [dilithium2/poly.c:745]   --->   Operation 3717 'load' 'sk_load_286' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_140 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%trunc_ln746_21 = trunc i8 %sk_load_286" [dilithium2/poly.c:746]   --->   Operation 3718 'trunc' 'trunc_ln746_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%tmp_268 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_53" [dilithium2/poly.c:746]   --->   Operation 3719 'bitconcatenate' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%tmp_269 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_21, i3 0" [dilithium2/poly.c:746]   --->   Operation 3720 'bitconcatenate' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%or_ln746_51 = or i9 %tmp_269, i9 %tmp_268" [dilithium2/poly.c:746]   --->   Operation 3721 'or' 'or_ln746_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_285, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3722 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%or_ln746_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_21, i2 %tmp_270, i9 %or_ln746_51" [dilithium2/poly.c:746]   --->   Operation 3723 'bitconcatenate' 'or_ln746_20' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_21)   --->   "%zext_ln748_21 = zext i13 %or_ln746_20" [dilithium2/poly.c:748]   --->   Operation 3724 'zext' 'zext_ln748_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3725 [1/1] (0.00ns)   --->   "%lshr_ln748_20 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_286, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3725 'partselect' 'lshr_ln748_20' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3726 [1/2] (2.77ns)   --->   "%sk_load_287 = load i12 %sk_addr_287" [dilithium2/poly.c:749]   --->   Operation 3726 'load' 'sk_load_287' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_140 : Operation 3727 [1/1] (0.00ns)   --->   "%trunc_ln750_21 = trunc i8 %sk_load_287" [dilithium2/poly.c:750]   --->   Operation 3727 'trunc' 'trunc_ln750_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3728 [1/1] (0.00ns)   --->   "%or_ln750_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_21, i6 %lshr_ln748_20" [dilithium2/poly.c:750]   --->   Operation 3728 'bitconcatenate' 'or_ln750_20' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3729 [1/1] (0.00ns)   --->   "%zext_ln752_21 = zext i13 %or_ln750_20" [dilithium2/poly.c:752]   --->   Operation 3729 'zext' 'zext_ln752_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3730 [1/1] (1.77ns)   --->   "%add_ln753_21 = add i12 %a_read, i12 278" [dilithium2/poly.c:753]   --->   Operation 3730 'add' 'add_ln753_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3731 [1/1] (0.00ns)   --->   "%zext_ln753_21 = zext i12 %add_ln753_21" [dilithium2/poly.c:753]   --->   Operation 3731 'zext' 'zext_ln753_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3732 [1/1] (0.00ns)   --->   "%sk_addr_288 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_21" [dilithium2/poly.c:753]   --->   Operation 3732 'getelementptr' 'sk_addr_288' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3733 [2/2] (2.77ns)   --->   "%sk_load_288 = load i12 %sk_addr_288" [dilithium2/poly.c:753]   --->   Operation 3733 'load' 'sk_load_288' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_140 : Operation 3734 [1/1] (1.77ns)   --->   "%add_ln754_21 = add i12 %a_read, i12 279" [dilithium2/poly.c:754]   --->   Operation 3734 'add' 'add_ln754_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3735 [1/1] (0.00ns)   --->   "%zext_ln754_21 = zext i12 %add_ln754_21" [dilithium2/poly.c:754]   --->   Operation 3735 'zext' 'zext_ln754_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3736 [1/1] (0.00ns)   --->   "%sk_addr_289 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_21" [dilithium2/poly.c:754]   --->   Operation 3736 'getelementptr' 'sk_addr_289' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3737 [2/2] (2.77ns)   --->   "%sk_load_289 = load i12 %sk_addr_289" [dilithium2/poly.c:754]   --->   Operation 3737 'load' 'sk_load_289' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_140 : Operation 3738 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_21 = sub i14 4096, i14 %zext_ln748_21" [dilithium2/poly.c:776]   --->   Operation 3738 'sub' 'sub_ln776_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln776_21 = sext i14 %sub_ln776_21" [dilithium2/poly.c:776]   --->   Operation 3739 'sext' 'sext_ln776_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3740 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_21, i10 %r_addr_169" [dilithium2/poly.c:776]   --->   Operation 3740 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3741 [1/1] (1.80ns)   --->   "%sub_ln777_21 = sub i14 4096, i14 %zext_ln752_21" [dilithium2/poly.c:777]   --->   Operation 3741 'sub' 'sub_ln777_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln777_21 = sext i14 %sub_ln777_21" [dilithium2/poly.c:777]   --->   Operation 3742 'sext' 'sext_ln777_21' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3743 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_21, i10 %r_addr_170" [dilithium2/poly.c:777]   --->   Operation 3743 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 141 <SV = 140> <Delay = 7.35>
ST_141 : Operation 3744 [1/1] (0.00ns)   --->   "%or_ln752_21 = or i10 %tmp_s, i10 171" [dilithium2/poly.c:752]   --->   Operation 3744 'or' 'or_ln752_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln752_85 = zext i10 %or_ln752_21" [dilithium2/poly.c:752]   --->   Operation 3745 'zext' 'zext_ln752_85' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3746 [1/1] (0.00ns)   --->   "%r_addr_171 = getelementptr i32 %r, i64 0, i64 %zext_ln752_85" [dilithium2/poly.c:752]   --->   Operation 3746 'getelementptr' 'r_addr_171' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_287, i32 7" [dilithium2/poly.c:752]   --->   Operation 3747 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%zext_ln752_53 = zext i1 %tmp_271" [dilithium2/poly.c:752]   --->   Operation 3748 'zext' 'zext_ln752_53' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3749 [1/2] (2.77ns)   --->   "%sk_load_288 = load i12 %sk_addr_288" [dilithium2/poly.c:753]   --->   Operation 3749 'load' 'sk_load_288' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_141 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%shl_ln753_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_288, i1 0" [dilithium2/poly.c:753]   --->   Operation 3750 'bitconcatenate' 'shl_ln753_20' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3751 [1/2] (2.77ns)   --->   "%sk_load_289 = load i12 %sk_addr_289" [dilithium2/poly.c:754]   --->   Operation 3751 'load' 'sk_load_289' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_141 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%trunc_ln755_21 = trunc i8 %sk_load_289" [dilithium2/poly.c:755]   --->   Operation 3752 'trunc' 'trunc_ln755_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%tmp_272 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_53" [dilithium2/poly.c:755]   --->   Operation 3753 'bitconcatenate' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%or_ln755_51 = or i9 %tmp_272, i9 %shl_ln753_20" [dilithium2/poly.c:755]   --->   Operation 3754 'or' 'or_ln755_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%or_ln755_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_21, i9 %or_ln755_51" [dilithium2/poly.c:755]   --->   Operation 3755 'bitconcatenate' 'or_ln755_20' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_21)   --->   "%zext_ln757_21 = zext i13 %or_ln755_20" [dilithium2/poly.c:757]   --->   Operation 3756 'zext' 'zext_ln757_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3757 [1/1] (1.77ns)   --->   "%add_ln758_21 = add i12 %a_read, i12 280" [dilithium2/poly.c:758]   --->   Operation 3757 'add' 'add_ln758_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln758_21 = zext i12 %add_ln758_21" [dilithium2/poly.c:758]   --->   Operation 3758 'zext' 'zext_ln758_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3759 [1/1] (0.00ns)   --->   "%sk_addr_290 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_21" [dilithium2/poly.c:758]   --->   Operation 3759 'getelementptr' 'sk_addr_290' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3760 [2/2] (2.77ns)   --->   "%sk_load_290 = load i12 %sk_addr_290" [dilithium2/poly.c:758]   --->   Operation 3760 'load' 'sk_load_290' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_141 : Operation 3761 [1/1] (1.77ns)   --->   "%add_ln759_21 = add i12 %a_read, i12 281" [dilithium2/poly.c:759]   --->   Operation 3761 'add' 'add_ln759_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln759_21 = zext i12 %add_ln759_21" [dilithium2/poly.c:759]   --->   Operation 3762 'zext' 'zext_ln759_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3763 [1/1] (0.00ns)   --->   "%sk_addr_291 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_21" [dilithium2/poly.c:759]   --->   Operation 3763 'getelementptr' 'sk_addr_291' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3764 [2/2] (2.77ns)   --->   "%sk_load_291 = load i12 %sk_addr_291" [dilithium2/poly.c:759]   --->   Operation 3764 'load' 'sk_load_291' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_141 : Operation 3765 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_21 = sub i14 4096, i14 %zext_ln757_21" [dilithium2/poly.c:778]   --->   Operation 3765 'sub' 'sub_ln778_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln778_21 = sext i14 %sub_ln778_21" [dilithium2/poly.c:778]   --->   Operation 3766 'sext' 'sext_ln778_21' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3767 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_21, i10 %r_addr_171" [dilithium2/poly.c:778]   --->   Operation 3767 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 142 <SV = 141> <Delay = 7.35>
ST_142 : Operation 3768 [1/1] (0.00ns)   --->   "%or_ln757_21 = or i10 %tmp_s, i10 172" [dilithium2/poly.c:757]   --->   Operation 3768 'or' 'or_ln757_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3769 [1/1] (0.00ns)   --->   "%zext_ln757_85 = zext i10 %or_ln757_21" [dilithium2/poly.c:757]   --->   Operation 3769 'zext' 'zext_ln757_85' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3770 [1/1] (0.00ns)   --->   "%r_addr_172 = getelementptr i32 %r, i64 0, i64 %zext_ln757_85" [dilithium2/poly.c:757]   --->   Operation 3770 'getelementptr' 'r_addr_172' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%lshr_ln757_20 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_289, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3771 'partselect' 'lshr_ln757_20' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%zext_ln757_53 = zext i4 %lshr_ln757_20" [dilithium2/poly.c:757]   --->   Operation 3772 'zext' 'zext_ln757_53' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3773 [1/2] (2.77ns)   --->   "%sk_load_290 = load i12 %sk_addr_290" [dilithium2/poly.c:758]   --->   Operation 3773 'load' 'sk_load_290' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_142 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%trunc_ln758_21 = trunc i8 %sk_load_290" [dilithium2/poly.c:758]   --->   Operation 3774 'trunc' 'trunc_ln758_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3775 [1/2] (2.77ns)   --->   "%sk_load_291 = load i12 %sk_addr_291" [dilithium2/poly.c:759]   --->   Operation 3775 'load' 'sk_load_291' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_142 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%trunc_ln760_21 = trunc i8 %sk_load_291" [dilithium2/poly.c:760]   --->   Operation 3776 'trunc' 'trunc_ln760_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%tmp_273 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_53" [dilithium2/poly.c:760]   --->   Operation 3777 'bitconcatenate' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%tmp_274 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_21, i4 0" [dilithium2/poly.c:760]   --->   Operation 3778 'bitconcatenate' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%or_ln760_51 = or i9 %tmp_274, i9 %tmp_273" [dilithium2/poly.c:760]   --->   Operation 3779 'or' 'or_ln760_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%tmp_275 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_290, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3780 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%or_ln760_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_21, i3 %tmp_275, i9 %or_ln760_51" [dilithium2/poly.c:760]   --->   Operation 3781 'bitconcatenate' 'or_ln760_20' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_21)   --->   "%zext_ln762_21 = zext i13 %or_ln760_20" [dilithium2/poly.c:762]   --->   Operation 3782 'zext' 'zext_ln762_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3783 [1/1] (0.00ns)   --->   "%lshr_ln762_20 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_291, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3783 'partselect' 'lshr_ln762_20' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3784 [1/1] (1.77ns)   --->   "%add_ln763_21 = add i12 %a_read, i12 282" [dilithium2/poly.c:763]   --->   Operation 3784 'add' 'add_ln763_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln763_21 = zext i12 %add_ln763_21" [dilithium2/poly.c:763]   --->   Operation 3785 'zext' 'zext_ln763_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3786 [1/1] (0.00ns)   --->   "%sk_addr_292 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_21" [dilithium2/poly.c:763]   --->   Operation 3786 'getelementptr' 'sk_addr_292' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3787 [2/2] (2.77ns)   --->   "%sk_load_292 = load i12 %sk_addr_292" [dilithium2/poly.c:763]   --->   Operation 3787 'load' 'sk_load_292' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_142 : Operation 3788 [1/1] (1.77ns)   --->   "%add_ln767_21 = add i12 %a_read, i12 283" [dilithium2/poly.c:767]   --->   Operation 3788 'add' 'add_ln767_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3789 [1/1] (0.00ns)   --->   "%zext_ln767_21 = zext i12 %add_ln767_21" [dilithium2/poly.c:767]   --->   Operation 3789 'zext' 'zext_ln767_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3790 [1/1] (0.00ns)   --->   "%sk_addr_293 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_21" [dilithium2/poly.c:767]   --->   Operation 3790 'getelementptr' 'sk_addr_293' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3791 [2/2] (2.77ns)   --->   "%sk_load_293 = load i12 %sk_addr_293" [dilithium2/poly.c:767]   --->   Operation 3791 'load' 'sk_load_293' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_142 : Operation 3792 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_21 = sub i14 4096, i14 %zext_ln762_21" [dilithium2/poly.c:779]   --->   Operation 3792 'sub' 'sub_ln779_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln779_21 = sext i14 %sub_ln779_21" [dilithium2/poly.c:779]   --->   Operation 3793 'sext' 'sext_ln779_21' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3794 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_21, i10 %r_addr_172" [dilithium2/poly.c:779]   --->   Operation 3794 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 143 <SV = 142> <Delay = 7.35>
ST_143 : Operation 3795 [1/1] (0.00ns)   --->   "%or_ln762_21 = or i10 %tmp_s, i10 173" [dilithium2/poly.c:762]   --->   Operation 3795 'or' 'or_ln762_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln762_53 = zext i10 %or_ln762_21" [dilithium2/poly.c:762]   --->   Operation 3796 'zext' 'zext_ln762_53' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3797 [1/1] (0.00ns)   --->   "%r_addr_173 = getelementptr i32 %r, i64 0, i64 %zext_ln762_53" [dilithium2/poly.c:762]   --->   Operation 3797 'getelementptr' 'r_addr_173' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3798 [1/2] (2.77ns)   --->   "%sk_load_292 = load i12 %sk_addr_292" [dilithium2/poly.c:763]   --->   Operation 3798 'load' 'sk_load_292' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_143 : Operation 3799 [1/1] (0.00ns)   --->   "%trunc_ln764_21 = trunc i8 %sk_load_292" [dilithium2/poly.c:764]   --->   Operation 3799 'trunc' 'trunc_ln764_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3800 [1/1] (0.00ns)   --->   "%or_ln764_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_21, i7 %lshr_ln762_20" [dilithium2/poly.c:764]   --->   Operation 3800 'bitconcatenate' 'or_ln764_20' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3801 [1/1] (0.00ns)   --->   "%zext_ln766_21 = zext i13 %or_ln764_20" [dilithium2/poly.c:766]   --->   Operation 3801 'zext' 'zext_ln766_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3802 [1/2] (2.77ns)   --->   "%sk_load_293 = load i12 %sk_addr_293" [dilithium2/poly.c:767]   --->   Operation 3802 'load' 'sk_load_293' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_143 : Operation 3803 [1/1] (1.77ns)   --->   "%add_ln768_21 = add i12 %a_read, i12 284" [dilithium2/poly.c:768]   --->   Operation 3803 'add' 'add_ln768_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln768_21 = zext i12 %add_ln768_21" [dilithium2/poly.c:768]   --->   Operation 3804 'zext' 'zext_ln768_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3805 [1/1] (0.00ns)   --->   "%sk_addr_294 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_21" [dilithium2/poly.c:768]   --->   Operation 3805 'getelementptr' 'sk_addr_294' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3806 [2/2] (2.77ns)   --->   "%sk_load_294 = load i12 %sk_addr_294" [dilithium2/poly.c:768]   --->   Operation 3806 'load' 'sk_load_294' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_143 : Operation 3807 [1/1] (1.77ns)   --->   "%add_ln772_21 = add i12 %a_read, i12 285" [dilithium2/poly.c:772]   --->   Operation 3807 'add' 'add_ln772_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln772_21 = zext i12 %add_ln772_21" [dilithium2/poly.c:772]   --->   Operation 3808 'zext' 'zext_ln772_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3809 [1/1] (0.00ns)   --->   "%sk_addr_295 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_21" [dilithium2/poly.c:772]   --->   Operation 3809 'getelementptr' 'sk_addr_295' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3810 [2/2] (2.77ns)   --->   "%sk_load_295 = load i12 %sk_addr_295" [dilithium2/poly.c:772]   --->   Operation 3810 'load' 'sk_load_295' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_143 : Operation 3811 [1/1] (1.80ns)   --->   "%sub_ln780_21 = sub i14 4096, i14 %zext_ln766_21" [dilithium2/poly.c:780]   --->   Operation 3811 'sub' 'sub_ln780_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln780_21 = sext i14 %sub_ln780_21" [dilithium2/poly.c:780]   --->   Operation 3812 'sext' 'sext_ln780_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3813 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_21, i10 %r_addr_173" [dilithium2/poly.c:780]   --->   Operation 3813 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 144 <SV = 143> <Delay = 7.35>
ST_144 : Operation 3814 [1/1] (0.00ns)   --->   "%or_ln766_21 = or i10 %tmp_s, i10 174" [dilithium2/poly.c:766]   --->   Operation 3814 'or' 'or_ln766_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln766_85 = zext i10 %or_ln766_21" [dilithium2/poly.c:766]   --->   Operation 3815 'zext' 'zext_ln766_85' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3816 [1/1] (0.00ns)   --->   "%r_addr_174 = getelementptr i32 %r, i64 0, i64 %zext_ln766_85" [dilithium2/poly.c:766]   --->   Operation 3816 'getelementptr' 'r_addr_174' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3817 [1/1] (0.00ns)   --->   "%or_ln771_21 = or i10 %tmp_s, i10 175" [dilithium2/poly.c:771]   --->   Operation 3817 'or' 'or_ln771_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln771_53 = zext i10 %or_ln771_21" [dilithium2/poly.c:771]   --->   Operation 3818 'zext' 'zext_ln771_53' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3819 [1/1] (0.00ns)   --->   "%r_addr_175 = getelementptr i32 %r, i64 0, i64 %zext_ln771_53" [dilithium2/poly.c:771]   --->   Operation 3819 'getelementptr' 'r_addr_175' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%lshr_ln766_20 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_292, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3820 'partselect' 'lshr_ln766_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%zext_ln766_53 = zext i2 %lshr_ln766_20" [dilithium2/poly.c:766]   --->   Operation 3821 'zext' 'zext_ln766_53' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%trunc_ln767_21 = trunc i8 %sk_load_293" [dilithium2/poly.c:767]   --->   Operation 3822 'trunc' 'trunc_ln767_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3823 [1/2] (2.77ns)   --->   "%sk_load_294 = load i12 %sk_addr_294" [dilithium2/poly.c:768]   --->   Operation 3823 'load' 'sk_load_294' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_144 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%trunc_ln769_21 = trunc i8 %sk_load_294" [dilithium2/poly.c:769]   --->   Operation 3824 'trunc' 'trunc_ln769_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%tmp_276 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_53" [dilithium2/poly.c:769]   --->   Operation 3825 'bitconcatenate' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%tmp_277 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_21, i2 0" [dilithium2/poly.c:769]   --->   Operation 3826 'bitconcatenate' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%or_ln769_51 = or i9 %tmp_277, i9 %tmp_276" [dilithium2/poly.c:769]   --->   Operation 3827 'or' 'or_ln769_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_293, i32 7" [dilithium2/poly.c:769]   --->   Operation 3828 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%or_ln769_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_21, i1 %tmp_278, i9 %or_ln769_51" [dilithium2/poly.c:769]   --->   Operation 3829 'bitconcatenate' 'or_ln769_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_21)   --->   "%zext_ln771_21 = zext i13 %or_ln769_20" [dilithium2/poly.c:771]   --->   Operation 3830 'zext' 'zext_ln771_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3831 [1/1] (0.00ns)   --->   "%lshr_ln771_20 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_294, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3831 'partselect' 'lshr_ln771_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3832 [1/2] (2.77ns)   --->   "%sk_load_295 = load i12 %sk_addr_295" [dilithium2/poly.c:772]   --->   Operation 3832 'load' 'sk_load_295' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_144 : Operation 3833 [1/1] (0.00ns)   --->   "%or_ln772_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_295, i5 %lshr_ln771_20" [dilithium2/poly.c:772]   --->   Operation 3833 'bitconcatenate' 'or_ln772_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln775_21 = zext i13 %or_ln772_20" [dilithium2/poly.c:775]   --->   Operation 3834 'zext' 'zext_ln775_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3835 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_21 = sub i14 4096, i14 %zext_ln771_21" [dilithium2/poly.c:781]   --->   Operation 3835 'sub' 'sub_ln781_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln781_21 = sext i14 %sub_ln781_21" [dilithium2/poly.c:781]   --->   Operation 3836 'sext' 'sext_ln781_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3837 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_21, i10 %r_addr_174" [dilithium2/poly.c:781]   --->   Operation 3837 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3838 [1/1] (1.80ns)   --->   "%sub_ln782_21 = sub i14 4096, i14 %zext_ln775_21" [dilithium2/poly.c:782]   --->   Operation 3838 'sub' 'sub_ln782_21' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln782_21 = sext i14 %sub_ln782_21" [dilithium2/poly.c:782]   --->   Operation 3839 'sext' 'sext_ln782_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3840 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_21, i10 %r_addr_175" [dilithium2/poly.c:782]   --->   Operation 3840 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3841 [1/1] (1.77ns)   --->   "%add_ln739_21 = add i12 %a_read, i12 286" [dilithium2/poly.c:739]   --->   Operation 3841 'add' 'add_ln739_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln739_21 = zext i12 %add_ln739_21" [dilithium2/poly.c:739]   --->   Operation 3842 'zext' 'zext_ln739_21' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3843 [1/1] (0.00ns)   --->   "%sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_21" [dilithium2/poly.c:739]   --->   Operation 3843 'getelementptr' 'sk_addr_22' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3844 [2/2] (2.77ns)   --->   "%sk_load_22 = load i12 %sk_addr_22" [dilithium2/poly.c:739]   --->   Operation 3844 'load' 'sk_load_22' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_144 : Operation 3845 [1/1] (1.77ns)   --->   "%add_ln740_22 = add i12 %a_read, i12 287" [dilithium2/poly.c:740]   --->   Operation 3845 'add' 'add_ln740_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3846 [1/1] (0.00ns)   --->   "%zext_ln740_22 = zext i12 %add_ln740_22" [dilithium2/poly.c:740]   --->   Operation 3846 'zext' 'zext_ln740_22' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3847 [1/1] (0.00ns)   --->   "%sk_addr_296 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_22" [dilithium2/poly.c:740]   --->   Operation 3847 'getelementptr' 'sk_addr_296' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3848 [2/2] (2.77ns)   --->   "%sk_load_296 = load i12 %sk_addr_296" [dilithium2/poly.c:740]   --->   Operation 3848 'load' 'sk_load_296' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 145 <SV = 144> <Delay = 7.35>
ST_145 : Operation 3849 [1/1] (0.00ns)   --->   "%or_ln739_21 = or i10 %tmp_s, i10 176" [dilithium2/poly.c:739]   --->   Operation 3849 'or' 'or_ln739_21' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln739_53 = zext i10 %or_ln739_21" [dilithium2/poly.c:739]   --->   Operation 3850 'zext' 'zext_ln739_53' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3851 [1/1] (0.00ns)   --->   "%r_addr_176 = getelementptr i32 %r, i64 0, i64 %zext_ln739_53" [dilithium2/poly.c:739]   --->   Operation 3851 'getelementptr' 'r_addr_176' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3852 [1/2] (2.77ns)   --->   "%sk_load_22 = load i12 %sk_addr_22" [dilithium2/poly.c:739]   --->   Operation 3852 'load' 'sk_load_22' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_145 : Operation 3853 [1/2] (2.77ns)   --->   "%sk_load_296 = load i12 %sk_addr_296" [dilithium2/poly.c:740]   --->   Operation 3853 'load' 'sk_load_296' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_145 : Operation 3854 [1/1] (0.00ns)   --->   "%trunc_ln741_22 = trunc i8 %sk_load_296" [dilithium2/poly.c:741]   --->   Operation 3854 'trunc' 'trunc_ln741_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3855 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_22, i8 %sk_load_22" [dilithium2/poly.c:741]   --->   Operation 3855 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln743_22 = zext i13 %tmp_44" [dilithium2/poly.c:743]   --->   Operation 3856 'zext' 'zext_ln743_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3857 [1/1] (1.77ns)   --->   "%add_ln744_22 = add i12 %a_read, i12 288" [dilithium2/poly.c:744]   --->   Operation 3857 'add' 'add_ln744_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3858 [1/1] (0.00ns)   --->   "%zext_ln744_22 = zext i12 %add_ln744_22" [dilithium2/poly.c:744]   --->   Operation 3858 'zext' 'zext_ln744_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3859 [1/1] (0.00ns)   --->   "%sk_addr_297 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_22" [dilithium2/poly.c:744]   --->   Operation 3859 'getelementptr' 'sk_addr_297' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3860 [2/2] (2.77ns)   --->   "%sk_load_297 = load i12 %sk_addr_297" [dilithium2/poly.c:744]   --->   Operation 3860 'load' 'sk_load_297' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_145 : Operation 3861 [1/1] (1.77ns)   --->   "%add_ln745_22 = add i12 %a_read, i12 289" [dilithium2/poly.c:745]   --->   Operation 3861 'add' 'add_ln745_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln745_22 = zext i12 %add_ln745_22" [dilithium2/poly.c:745]   --->   Operation 3862 'zext' 'zext_ln745_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3863 [1/1] (0.00ns)   --->   "%sk_addr_298 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_22" [dilithium2/poly.c:745]   --->   Operation 3863 'getelementptr' 'sk_addr_298' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3864 [2/2] (2.77ns)   --->   "%sk_load_298 = load i12 %sk_addr_298" [dilithium2/poly.c:745]   --->   Operation 3864 'load' 'sk_load_298' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_145 : Operation 3865 [1/1] (1.80ns)   --->   "%sub_ln775_22 = sub i14 4096, i14 %zext_ln743_22" [dilithium2/poly.c:775]   --->   Operation 3865 'sub' 'sub_ln775_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln775_22 = sext i14 %sub_ln775_22" [dilithium2/poly.c:775]   --->   Operation 3866 'sext' 'sext_ln775_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3867 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_22, i10 %r_addr_176" [dilithium2/poly.c:775]   --->   Operation 3867 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 146 <SV = 145> <Delay = 7.35>
ST_146 : Operation 3868 [1/1] (0.00ns)   --->   "%or_ln743_22 = or i10 %tmp_s, i10 177" [dilithium2/poly.c:743]   --->   Operation 3868 'or' 'or_ln743_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln743_86 = zext i10 %or_ln743_22" [dilithium2/poly.c:743]   --->   Operation 3869 'zext' 'zext_ln743_86' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3870 [1/1] (0.00ns)   --->   "%r_addr_177 = getelementptr i32 %r, i64 0, i64 %zext_ln743_86" [dilithium2/poly.c:743]   --->   Operation 3870 'getelementptr' 'r_addr_177' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%lshr_ln743_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_296, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 3871 'partselect' 'lshr_ln743_21' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%zext_ln743_54 = zext i3 %lshr_ln743_21" [dilithium2/poly.c:743]   --->   Operation 3872 'zext' 'zext_ln743_54' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3873 [1/2] (2.77ns)   --->   "%sk_load_297 = load i12 %sk_addr_297" [dilithium2/poly.c:744]   --->   Operation 3873 'load' 'sk_load_297' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_146 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%trunc_ln744_22 = trunc i8 %sk_load_297" [dilithium2/poly.c:744]   --->   Operation 3874 'trunc' 'trunc_ln744_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3875 [1/2] (2.77ns)   --->   "%sk_load_298 = load i12 %sk_addr_298" [dilithium2/poly.c:745]   --->   Operation 3875 'load' 'sk_load_298' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_146 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%trunc_ln746_22 = trunc i8 %sk_load_298" [dilithium2/poly.c:746]   --->   Operation 3876 'trunc' 'trunc_ln746_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%tmp_279 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_54" [dilithium2/poly.c:746]   --->   Operation 3877 'bitconcatenate' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%tmp_280 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_22, i3 0" [dilithium2/poly.c:746]   --->   Operation 3878 'bitconcatenate' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%or_ln746_52 = or i9 %tmp_280, i9 %tmp_279" [dilithium2/poly.c:746]   --->   Operation 3879 'or' 'or_ln746_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%tmp_281 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_297, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 3880 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%or_ln746_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_22, i2 %tmp_281, i9 %or_ln746_52" [dilithium2/poly.c:746]   --->   Operation 3881 'bitconcatenate' 'or_ln746_21' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_22)   --->   "%zext_ln748_22 = zext i13 %or_ln746_21" [dilithium2/poly.c:748]   --->   Operation 3882 'zext' 'zext_ln748_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3883 [1/1] (0.00ns)   --->   "%lshr_ln748_21 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_298, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 3883 'partselect' 'lshr_ln748_21' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3884 [1/1] (1.77ns)   --->   "%add_ln749_22 = add i12 %a_read, i12 290" [dilithium2/poly.c:749]   --->   Operation 3884 'add' 'add_ln749_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln749_22 = zext i12 %add_ln749_22" [dilithium2/poly.c:749]   --->   Operation 3885 'zext' 'zext_ln749_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3886 [1/1] (0.00ns)   --->   "%sk_addr_299 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_22" [dilithium2/poly.c:749]   --->   Operation 3886 'getelementptr' 'sk_addr_299' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3887 [2/2] (2.77ns)   --->   "%sk_load_299 = load i12 %sk_addr_299" [dilithium2/poly.c:749]   --->   Operation 3887 'load' 'sk_load_299' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_146 : Operation 3888 [1/1] (1.77ns)   --->   "%add_ln753_22 = add i12 %a_read, i12 291" [dilithium2/poly.c:753]   --->   Operation 3888 'add' 'add_ln753_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3889 [1/1] (0.00ns)   --->   "%zext_ln753_22 = zext i12 %add_ln753_22" [dilithium2/poly.c:753]   --->   Operation 3889 'zext' 'zext_ln753_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3890 [1/1] (0.00ns)   --->   "%sk_addr_300 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_22" [dilithium2/poly.c:753]   --->   Operation 3890 'getelementptr' 'sk_addr_300' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3891 [2/2] (2.77ns)   --->   "%sk_load_300 = load i12 %sk_addr_300" [dilithium2/poly.c:753]   --->   Operation 3891 'load' 'sk_load_300' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_146 : Operation 3892 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_22 = sub i14 4096, i14 %zext_ln748_22" [dilithium2/poly.c:776]   --->   Operation 3892 'sub' 'sub_ln776_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln776_22 = sext i14 %sub_ln776_22" [dilithium2/poly.c:776]   --->   Operation 3893 'sext' 'sext_ln776_22' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3894 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_22, i10 %r_addr_177" [dilithium2/poly.c:776]   --->   Operation 3894 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 147 <SV = 146> <Delay = 7.35>
ST_147 : Operation 3895 [1/1] (0.00ns)   --->   "%or_ln748_22 = or i10 %tmp_s, i10 178" [dilithium2/poly.c:748]   --->   Operation 3895 'or' 'or_ln748_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln748_54 = zext i10 %or_ln748_22" [dilithium2/poly.c:748]   --->   Operation 3896 'zext' 'zext_ln748_54' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3897 [1/1] (0.00ns)   --->   "%r_addr_178 = getelementptr i32 %r, i64 0, i64 %zext_ln748_54" [dilithium2/poly.c:748]   --->   Operation 3897 'getelementptr' 'r_addr_178' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3898 [1/2] (2.77ns)   --->   "%sk_load_299 = load i12 %sk_addr_299" [dilithium2/poly.c:749]   --->   Operation 3898 'load' 'sk_load_299' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_147 : Operation 3899 [1/1] (0.00ns)   --->   "%trunc_ln750_22 = trunc i8 %sk_load_299" [dilithium2/poly.c:750]   --->   Operation 3899 'trunc' 'trunc_ln750_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3900 [1/1] (0.00ns)   --->   "%or_ln750_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_22, i6 %lshr_ln748_21" [dilithium2/poly.c:750]   --->   Operation 3900 'bitconcatenate' 'or_ln750_21' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3901 [1/1] (0.00ns)   --->   "%zext_ln752_22 = zext i13 %or_ln750_21" [dilithium2/poly.c:752]   --->   Operation 3901 'zext' 'zext_ln752_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3902 [1/2] (2.77ns)   --->   "%sk_load_300 = load i12 %sk_addr_300" [dilithium2/poly.c:753]   --->   Operation 3902 'load' 'sk_load_300' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_147 : Operation 3903 [1/1] (1.77ns)   --->   "%add_ln754_22 = add i12 %a_read, i12 292" [dilithium2/poly.c:754]   --->   Operation 3903 'add' 'add_ln754_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln754_22 = zext i12 %add_ln754_22" [dilithium2/poly.c:754]   --->   Operation 3904 'zext' 'zext_ln754_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3905 [1/1] (0.00ns)   --->   "%sk_addr_301 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_22" [dilithium2/poly.c:754]   --->   Operation 3905 'getelementptr' 'sk_addr_301' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3906 [2/2] (2.77ns)   --->   "%sk_load_301 = load i12 %sk_addr_301" [dilithium2/poly.c:754]   --->   Operation 3906 'load' 'sk_load_301' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_147 : Operation 3907 [1/1] (1.77ns)   --->   "%add_ln758_22 = add i12 %a_read, i12 293" [dilithium2/poly.c:758]   --->   Operation 3907 'add' 'add_ln758_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln758_22 = zext i12 %add_ln758_22" [dilithium2/poly.c:758]   --->   Operation 3908 'zext' 'zext_ln758_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3909 [1/1] (0.00ns)   --->   "%sk_addr_302 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_22" [dilithium2/poly.c:758]   --->   Operation 3909 'getelementptr' 'sk_addr_302' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3910 [2/2] (2.77ns)   --->   "%sk_load_302 = load i12 %sk_addr_302" [dilithium2/poly.c:758]   --->   Operation 3910 'load' 'sk_load_302' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_147 : Operation 3911 [1/1] (1.80ns)   --->   "%sub_ln777_22 = sub i14 4096, i14 %zext_ln752_22" [dilithium2/poly.c:777]   --->   Operation 3911 'sub' 'sub_ln777_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln777_22 = sext i14 %sub_ln777_22" [dilithium2/poly.c:777]   --->   Operation 3912 'sext' 'sext_ln777_22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3913 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_22, i10 %r_addr_178" [dilithium2/poly.c:777]   --->   Operation 3913 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 148 <SV = 147> <Delay = 7.35>
ST_148 : Operation 3914 [1/1] (0.00ns)   --->   "%or_ln752_22 = or i10 %tmp_s, i10 179" [dilithium2/poly.c:752]   --->   Operation 3914 'or' 'or_ln752_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3915 [1/1] (0.00ns)   --->   "%zext_ln752_86 = zext i10 %or_ln752_22" [dilithium2/poly.c:752]   --->   Operation 3915 'zext' 'zext_ln752_86' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3916 [1/1] (0.00ns)   --->   "%r_addr_179 = getelementptr i32 %r, i64 0, i64 %zext_ln752_86" [dilithium2/poly.c:752]   --->   Operation 3916 'getelementptr' 'r_addr_179' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_299, i32 7" [dilithium2/poly.c:752]   --->   Operation 3917 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%zext_ln752_54 = zext i1 %tmp_282" [dilithium2/poly.c:752]   --->   Operation 3918 'zext' 'zext_ln752_54' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%shl_ln753_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_300, i1 0" [dilithium2/poly.c:753]   --->   Operation 3919 'bitconcatenate' 'shl_ln753_21' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3920 [1/2] (2.77ns)   --->   "%sk_load_301 = load i12 %sk_addr_301" [dilithium2/poly.c:754]   --->   Operation 3920 'load' 'sk_load_301' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_148 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%trunc_ln755_22 = trunc i8 %sk_load_301" [dilithium2/poly.c:755]   --->   Operation 3921 'trunc' 'trunc_ln755_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%tmp_283 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_54" [dilithium2/poly.c:755]   --->   Operation 3922 'bitconcatenate' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%or_ln755_52 = or i9 %tmp_283, i9 %shl_ln753_21" [dilithium2/poly.c:755]   --->   Operation 3923 'or' 'or_ln755_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%or_ln755_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_22, i9 %or_ln755_52" [dilithium2/poly.c:755]   --->   Operation 3924 'bitconcatenate' 'or_ln755_21' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_22)   --->   "%zext_ln757_22 = zext i13 %or_ln755_21" [dilithium2/poly.c:757]   --->   Operation 3925 'zext' 'zext_ln757_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3926 [1/2] (2.77ns)   --->   "%sk_load_302 = load i12 %sk_addr_302" [dilithium2/poly.c:758]   --->   Operation 3926 'load' 'sk_load_302' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_148 : Operation 3927 [1/1] (1.77ns)   --->   "%add_ln759_22 = add i12 %a_read, i12 294" [dilithium2/poly.c:759]   --->   Operation 3927 'add' 'add_ln759_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln759_22 = zext i12 %add_ln759_22" [dilithium2/poly.c:759]   --->   Operation 3928 'zext' 'zext_ln759_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3929 [1/1] (0.00ns)   --->   "%sk_addr_303 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_22" [dilithium2/poly.c:759]   --->   Operation 3929 'getelementptr' 'sk_addr_303' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3930 [2/2] (2.77ns)   --->   "%sk_load_303 = load i12 %sk_addr_303" [dilithium2/poly.c:759]   --->   Operation 3930 'load' 'sk_load_303' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_148 : Operation 3931 [1/1] (1.77ns)   --->   "%add_ln763_22 = add i12 %a_read, i12 295" [dilithium2/poly.c:763]   --->   Operation 3931 'add' 'add_ln763_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln763_22 = zext i12 %add_ln763_22" [dilithium2/poly.c:763]   --->   Operation 3932 'zext' 'zext_ln763_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3933 [1/1] (0.00ns)   --->   "%sk_addr_304 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_22" [dilithium2/poly.c:763]   --->   Operation 3933 'getelementptr' 'sk_addr_304' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3934 [2/2] (2.77ns)   --->   "%sk_load_304 = load i12 %sk_addr_304" [dilithium2/poly.c:763]   --->   Operation 3934 'load' 'sk_load_304' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_148 : Operation 3935 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_22 = sub i14 4096, i14 %zext_ln757_22" [dilithium2/poly.c:778]   --->   Operation 3935 'sub' 'sub_ln778_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln778_22 = sext i14 %sub_ln778_22" [dilithium2/poly.c:778]   --->   Operation 3936 'sext' 'sext_ln778_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3937 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_22, i10 %r_addr_179" [dilithium2/poly.c:778]   --->   Operation 3937 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 149 <SV = 148> <Delay = 7.35>
ST_149 : Operation 3938 [1/1] (0.00ns)   --->   "%or_ln757_22 = or i10 %tmp_s, i10 180" [dilithium2/poly.c:757]   --->   Operation 3938 'or' 'or_ln757_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln757_86 = zext i10 %or_ln757_22" [dilithium2/poly.c:757]   --->   Operation 3939 'zext' 'zext_ln757_86' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3940 [1/1] (0.00ns)   --->   "%r_addr_180 = getelementptr i32 %r, i64 0, i64 %zext_ln757_86" [dilithium2/poly.c:757]   --->   Operation 3940 'getelementptr' 'r_addr_180' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3941 [1/1] (0.00ns)   --->   "%or_ln762_22 = or i10 %tmp_s, i10 181" [dilithium2/poly.c:762]   --->   Operation 3941 'or' 'or_ln762_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3942 [1/1] (0.00ns)   --->   "%zext_ln762_54 = zext i10 %or_ln762_22" [dilithium2/poly.c:762]   --->   Operation 3942 'zext' 'zext_ln762_54' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3943 [1/1] (0.00ns)   --->   "%r_addr_181 = getelementptr i32 %r, i64 0, i64 %zext_ln762_54" [dilithium2/poly.c:762]   --->   Operation 3943 'getelementptr' 'r_addr_181' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%lshr_ln757_21 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_301, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 3944 'partselect' 'lshr_ln757_21' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%zext_ln757_54 = zext i4 %lshr_ln757_21" [dilithium2/poly.c:757]   --->   Operation 3945 'zext' 'zext_ln757_54' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%trunc_ln758_22 = trunc i8 %sk_load_302" [dilithium2/poly.c:758]   --->   Operation 3946 'trunc' 'trunc_ln758_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3947 [1/2] (2.77ns)   --->   "%sk_load_303 = load i12 %sk_addr_303" [dilithium2/poly.c:759]   --->   Operation 3947 'load' 'sk_load_303' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_149 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%trunc_ln760_22 = trunc i8 %sk_load_303" [dilithium2/poly.c:760]   --->   Operation 3948 'trunc' 'trunc_ln760_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%tmp_284 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_54" [dilithium2/poly.c:760]   --->   Operation 3949 'bitconcatenate' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%tmp_285 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_22, i4 0" [dilithium2/poly.c:760]   --->   Operation 3950 'bitconcatenate' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%or_ln760_52 = or i9 %tmp_285, i9 %tmp_284" [dilithium2/poly.c:760]   --->   Operation 3951 'or' 'or_ln760_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%tmp_286 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_302, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 3952 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%or_ln760_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_22, i3 %tmp_286, i9 %or_ln760_52" [dilithium2/poly.c:760]   --->   Operation 3953 'bitconcatenate' 'or_ln760_21' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_22)   --->   "%zext_ln762_22 = zext i13 %or_ln760_21" [dilithium2/poly.c:762]   --->   Operation 3954 'zext' 'zext_ln762_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3955 [1/1] (0.00ns)   --->   "%lshr_ln762_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_303, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 3955 'partselect' 'lshr_ln762_21' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3956 [1/2] (2.77ns)   --->   "%sk_load_304 = load i12 %sk_addr_304" [dilithium2/poly.c:763]   --->   Operation 3956 'load' 'sk_load_304' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_149 : Operation 3957 [1/1] (0.00ns)   --->   "%trunc_ln764_22 = trunc i8 %sk_load_304" [dilithium2/poly.c:764]   --->   Operation 3957 'trunc' 'trunc_ln764_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3958 [1/1] (0.00ns)   --->   "%or_ln764_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_22, i7 %lshr_ln762_21" [dilithium2/poly.c:764]   --->   Operation 3958 'bitconcatenate' 'or_ln764_21' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln766_22 = zext i13 %or_ln764_21" [dilithium2/poly.c:766]   --->   Operation 3959 'zext' 'zext_ln766_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3960 [1/1] (1.77ns)   --->   "%add_ln767_22 = add i12 %a_read, i12 296" [dilithium2/poly.c:767]   --->   Operation 3960 'add' 'add_ln767_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln767_22 = zext i12 %add_ln767_22" [dilithium2/poly.c:767]   --->   Operation 3961 'zext' 'zext_ln767_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3962 [1/1] (0.00ns)   --->   "%sk_addr_305 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_22" [dilithium2/poly.c:767]   --->   Operation 3962 'getelementptr' 'sk_addr_305' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3963 [2/2] (2.77ns)   --->   "%sk_load_305 = load i12 %sk_addr_305" [dilithium2/poly.c:767]   --->   Operation 3963 'load' 'sk_load_305' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_149 : Operation 3964 [1/1] (1.77ns)   --->   "%add_ln768_22 = add i12 %a_read, i12 297" [dilithium2/poly.c:768]   --->   Operation 3964 'add' 'add_ln768_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3965 [1/1] (0.00ns)   --->   "%zext_ln768_22 = zext i12 %add_ln768_22" [dilithium2/poly.c:768]   --->   Operation 3965 'zext' 'zext_ln768_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3966 [1/1] (0.00ns)   --->   "%sk_addr_306 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_22" [dilithium2/poly.c:768]   --->   Operation 3966 'getelementptr' 'sk_addr_306' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3967 [2/2] (2.77ns)   --->   "%sk_load_306 = load i12 %sk_addr_306" [dilithium2/poly.c:768]   --->   Operation 3967 'load' 'sk_load_306' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_149 : Operation 3968 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_22 = sub i14 4096, i14 %zext_ln762_22" [dilithium2/poly.c:779]   --->   Operation 3968 'sub' 'sub_ln779_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln779_22 = sext i14 %sub_ln779_22" [dilithium2/poly.c:779]   --->   Operation 3969 'sext' 'sext_ln779_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3970 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_22, i10 %r_addr_180" [dilithium2/poly.c:779]   --->   Operation 3970 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3971 [1/1] (1.80ns)   --->   "%sub_ln780_22 = sub i14 4096, i14 %zext_ln766_22" [dilithium2/poly.c:780]   --->   Operation 3971 'sub' 'sub_ln780_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln780_22 = sext i14 %sub_ln780_22" [dilithium2/poly.c:780]   --->   Operation 3972 'sext' 'sext_ln780_22' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3973 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_22, i10 %r_addr_181" [dilithium2/poly.c:780]   --->   Operation 3973 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 150 <SV = 149> <Delay = 7.35>
ST_150 : Operation 3974 [1/1] (0.00ns)   --->   "%or_ln766_22 = or i10 %tmp_s, i10 182" [dilithium2/poly.c:766]   --->   Operation 3974 'or' 'or_ln766_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln766_86 = zext i10 %or_ln766_22" [dilithium2/poly.c:766]   --->   Operation 3975 'zext' 'zext_ln766_86' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3976 [1/1] (0.00ns)   --->   "%r_addr_182 = getelementptr i32 %r, i64 0, i64 %zext_ln766_86" [dilithium2/poly.c:766]   --->   Operation 3976 'getelementptr' 'r_addr_182' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%lshr_ln766_21 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_304, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 3977 'partselect' 'lshr_ln766_21' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%zext_ln766_54 = zext i2 %lshr_ln766_21" [dilithium2/poly.c:766]   --->   Operation 3978 'zext' 'zext_ln766_54' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3979 [1/2] (2.77ns)   --->   "%sk_load_305 = load i12 %sk_addr_305" [dilithium2/poly.c:767]   --->   Operation 3979 'load' 'sk_load_305' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_150 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%trunc_ln767_22 = trunc i8 %sk_load_305" [dilithium2/poly.c:767]   --->   Operation 3980 'trunc' 'trunc_ln767_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3981 [1/2] (2.77ns)   --->   "%sk_load_306 = load i12 %sk_addr_306" [dilithium2/poly.c:768]   --->   Operation 3981 'load' 'sk_load_306' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_150 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%trunc_ln769_22 = trunc i8 %sk_load_306" [dilithium2/poly.c:769]   --->   Operation 3982 'trunc' 'trunc_ln769_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%tmp_287 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_54" [dilithium2/poly.c:769]   --->   Operation 3983 'bitconcatenate' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%tmp_288 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_22, i2 0" [dilithium2/poly.c:769]   --->   Operation 3984 'bitconcatenate' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%or_ln769_52 = or i9 %tmp_288, i9 %tmp_287" [dilithium2/poly.c:769]   --->   Operation 3985 'or' 'or_ln769_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_305, i32 7" [dilithium2/poly.c:769]   --->   Operation 3986 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%or_ln769_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_22, i1 %tmp_289, i9 %or_ln769_52" [dilithium2/poly.c:769]   --->   Operation 3987 'bitconcatenate' 'or_ln769_21' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_22)   --->   "%zext_ln771_22 = zext i13 %or_ln769_21" [dilithium2/poly.c:771]   --->   Operation 3988 'zext' 'zext_ln771_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3989 [1/1] (0.00ns)   --->   "%lshr_ln771_21 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_306, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 3989 'partselect' 'lshr_ln771_21' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3990 [1/1] (1.77ns)   --->   "%add_ln772_22 = add i12 %a_read, i12 298" [dilithium2/poly.c:772]   --->   Operation 3990 'add' 'add_ln772_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3991 [1/1] (0.00ns)   --->   "%zext_ln772_22 = zext i12 %add_ln772_22" [dilithium2/poly.c:772]   --->   Operation 3991 'zext' 'zext_ln772_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3992 [1/1] (0.00ns)   --->   "%sk_addr_307 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_22" [dilithium2/poly.c:772]   --->   Operation 3992 'getelementptr' 'sk_addr_307' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3993 [2/2] (2.77ns)   --->   "%sk_load_307 = load i12 %sk_addr_307" [dilithium2/poly.c:772]   --->   Operation 3993 'load' 'sk_load_307' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_150 : Operation 3994 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_22 = sub i14 4096, i14 %zext_ln771_22" [dilithium2/poly.c:781]   --->   Operation 3994 'sub' 'sub_ln781_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln781_22 = sext i14 %sub_ln781_22" [dilithium2/poly.c:781]   --->   Operation 3995 'sext' 'sext_ln781_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3996 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_22, i10 %r_addr_182" [dilithium2/poly.c:781]   --->   Operation 3996 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3997 [1/1] (1.77ns)   --->   "%add_ln739_22 = add i12 %a_read, i12 299" [dilithium2/poly.c:739]   --->   Operation 3997 'add' 'add_ln739_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3998 [1/1] (0.00ns)   --->   "%zext_ln739_22 = zext i12 %add_ln739_22" [dilithium2/poly.c:739]   --->   Operation 3998 'zext' 'zext_ln739_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3999 [1/1] (0.00ns)   --->   "%sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_22" [dilithium2/poly.c:739]   --->   Operation 3999 'getelementptr' 'sk_addr_23' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 4000 [2/2] (2.77ns)   --->   "%sk_load_23 = load i12 %sk_addr_23" [dilithium2/poly.c:739]   --->   Operation 4000 'load' 'sk_load_23' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 151 <SV = 150> <Delay = 7.35>
ST_151 : Operation 4001 [1/1] (0.00ns)   --->   "%or_ln771_22 = or i10 %tmp_s, i10 183" [dilithium2/poly.c:771]   --->   Operation 4001 'or' 'or_ln771_22' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4002 [1/1] (0.00ns)   --->   "%zext_ln771_54 = zext i10 %or_ln771_22" [dilithium2/poly.c:771]   --->   Operation 4002 'zext' 'zext_ln771_54' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4003 [1/1] (0.00ns)   --->   "%r_addr_183 = getelementptr i32 %r, i64 0, i64 %zext_ln771_54" [dilithium2/poly.c:771]   --->   Operation 4003 'getelementptr' 'r_addr_183' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4004 [1/2] (2.77ns)   --->   "%sk_load_307 = load i12 %sk_addr_307" [dilithium2/poly.c:772]   --->   Operation 4004 'load' 'sk_load_307' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_151 : Operation 4005 [1/1] (0.00ns)   --->   "%or_ln772_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_307, i5 %lshr_ln771_21" [dilithium2/poly.c:772]   --->   Operation 4005 'bitconcatenate' 'or_ln772_21' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4006 [1/1] (0.00ns)   --->   "%zext_ln775_22 = zext i13 %or_ln772_21" [dilithium2/poly.c:775]   --->   Operation 4006 'zext' 'zext_ln775_22' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4007 [1/1] (1.80ns)   --->   "%sub_ln782_22 = sub i14 4096, i14 %zext_ln775_22" [dilithium2/poly.c:782]   --->   Operation 4007 'sub' 'sub_ln782_22' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln782_22 = sext i14 %sub_ln782_22" [dilithium2/poly.c:782]   --->   Operation 4008 'sext' 'sext_ln782_22' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4009 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_22, i10 %r_addr_183" [dilithium2/poly.c:782]   --->   Operation 4009 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 4010 [1/2] (2.77ns)   --->   "%sk_load_23 = load i12 %sk_addr_23" [dilithium2/poly.c:739]   --->   Operation 4010 'load' 'sk_load_23' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_151 : Operation 4011 [1/1] (1.77ns)   --->   "%add_ln740_23 = add i12 %a_read, i12 300" [dilithium2/poly.c:740]   --->   Operation 4011 'add' 'add_ln740_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln740_23 = zext i12 %add_ln740_23" [dilithium2/poly.c:740]   --->   Operation 4012 'zext' 'zext_ln740_23' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4013 [1/1] (0.00ns)   --->   "%sk_addr_308 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_23" [dilithium2/poly.c:740]   --->   Operation 4013 'getelementptr' 'sk_addr_308' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4014 [2/2] (2.77ns)   --->   "%sk_load_308 = load i12 %sk_addr_308" [dilithium2/poly.c:740]   --->   Operation 4014 'load' 'sk_load_308' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_151 : Operation 4015 [1/1] (1.77ns)   --->   "%add_ln744_23 = add i12 %a_read, i12 301" [dilithium2/poly.c:744]   --->   Operation 4015 'add' 'add_ln744_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4016 [1/1] (0.00ns)   --->   "%zext_ln744_23 = zext i12 %add_ln744_23" [dilithium2/poly.c:744]   --->   Operation 4016 'zext' 'zext_ln744_23' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4017 [1/1] (0.00ns)   --->   "%sk_addr_309 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_23" [dilithium2/poly.c:744]   --->   Operation 4017 'getelementptr' 'sk_addr_309' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 4018 [2/2] (2.77ns)   --->   "%sk_load_309 = load i12 %sk_addr_309" [dilithium2/poly.c:744]   --->   Operation 4018 'load' 'sk_load_309' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 152 <SV = 151> <Delay = 7.35>
ST_152 : Operation 4019 [1/1] (0.00ns)   --->   "%or_ln739_22 = or i10 %tmp_s, i10 184" [dilithium2/poly.c:739]   --->   Operation 4019 'or' 'or_ln739_22' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4020 [1/1] (0.00ns)   --->   "%zext_ln739_54 = zext i10 %or_ln739_22" [dilithium2/poly.c:739]   --->   Operation 4020 'zext' 'zext_ln739_54' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4021 [1/1] (0.00ns)   --->   "%r_addr_184 = getelementptr i32 %r, i64 0, i64 %zext_ln739_54" [dilithium2/poly.c:739]   --->   Operation 4021 'getelementptr' 'r_addr_184' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4022 [1/2] (2.77ns)   --->   "%sk_load_308 = load i12 %sk_addr_308" [dilithium2/poly.c:740]   --->   Operation 4022 'load' 'sk_load_308' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_152 : Operation 4023 [1/1] (0.00ns)   --->   "%trunc_ln741_23 = trunc i8 %sk_load_308" [dilithium2/poly.c:741]   --->   Operation 4023 'trunc' 'trunc_ln741_23' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_23, i8 %sk_load_23" [dilithium2/poly.c:741]   --->   Operation 4024 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4025 [1/1] (0.00ns)   --->   "%zext_ln743_23 = zext i13 %tmp_46" [dilithium2/poly.c:743]   --->   Operation 4025 'zext' 'zext_ln743_23' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4026 [1/2] (2.77ns)   --->   "%sk_load_309 = load i12 %sk_addr_309" [dilithium2/poly.c:744]   --->   Operation 4026 'load' 'sk_load_309' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_152 : Operation 4027 [1/1] (1.77ns)   --->   "%add_ln745_23 = add i12 %a_read, i12 302" [dilithium2/poly.c:745]   --->   Operation 4027 'add' 'add_ln745_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4028 [1/1] (0.00ns)   --->   "%zext_ln745_23 = zext i12 %add_ln745_23" [dilithium2/poly.c:745]   --->   Operation 4028 'zext' 'zext_ln745_23' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4029 [1/1] (0.00ns)   --->   "%sk_addr_310 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_23" [dilithium2/poly.c:745]   --->   Operation 4029 'getelementptr' 'sk_addr_310' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4030 [2/2] (2.77ns)   --->   "%sk_load_310 = load i12 %sk_addr_310" [dilithium2/poly.c:745]   --->   Operation 4030 'load' 'sk_load_310' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_152 : Operation 4031 [1/1] (1.77ns)   --->   "%add_ln749_23 = add i12 %a_read, i12 303" [dilithium2/poly.c:749]   --->   Operation 4031 'add' 'add_ln749_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln749_23 = zext i12 %add_ln749_23" [dilithium2/poly.c:749]   --->   Operation 4032 'zext' 'zext_ln749_23' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4033 [1/1] (0.00ns)   --->   "%sk_addr_311 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_23" [dilithium2/poly.c:749]   --->   Operation 4033 'getelementptr' 'sk_addr_311' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4034 [2/2] (2.77ns)   --->   "%sk_load_311 = load i12 %sk_addr_311" [dilithium2/poly.c:749]   --->   Operation 4034 'load' 'sk_load_311' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_152 : Operation 4035 [1/1] (1.80ns)   --->   "%sub_ln775_23 = sub i14 4096, i14 %zext_ln743_23" [dilithium2/poly.c:775]   --->   Operation 4035 'sub' 'sub_ln775_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln775_23 = sext i14 %sub_ln775_23" [dilithium2/poly.c:775]   --->   Operation 4036 'sext' 'sext_ln775_23' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 4037 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_23, i10 %r_addr_184" [dilithium2/poly.c:775]   --->   Operation 4037 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 153 <SV = 152> <Delay = 7.35>
ST_153 : Operation 4038 [1/1] (0.00ns)   --->   "%or_ln743_23 = or i10 %tmp_s, i10 185" [dilithium2/poly.c:743]   --->   Operation 4038 'or' 'or_ln743_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln743_87 = zext i10 %or_ln743_23" [dilithium2/poly.c:743]   --->   Operation 4039 'zext' 'zext_ln743_87' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4040 [1/1] (0.00ns)   --->   "%r_addr_185 = getelementptr i32 %r, i64 0, i64 %zext_ln743_87" [dilithium2/poly.c:743]   --->   Operation 4040 'getelementptr' 'r_addr_185' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4041 [1/1] (0.00ns)   --->   "%or_ln748_23 = or i10 %tmp_s, i10 186" [dilithium2/poly.c:748]   --->   Operation 4041 'or' 'or_ln748_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln748_55 = zext i10 %or_ln748_23" [dilithium2/poly.c:748]   --->   Operation 4042 'zext' 'zext_ln748_55' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4043 [1/1] (0.00ns)   --->   "%r_addr_186 = getelementptr i32 %r, i64 0, i64 %zext_ln748_55" [dilithium2/poly.c:748]   --->   Operation 4043 'getelementptr' 'r_addr_186' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%lshr_ln743_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_308, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4044 'partselect' 'lshr_ln743_22' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%zext_ln743_55 = zext i3 %lshr_ln743_22" [dilithium2/poly.c:743]   --->   Operation 4045 'zext' 'zext_ln743_55' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%trunc_ln744_23 = trunc i8 %sk_load_309" [dilithium2/poly.c:744]   --->   Operation 4046 'trunc' 'trunc_ln744_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4047 [1/2] (2.77ns)   --->   "%sk_load_310 = load i12 %sk_addr_310" [dilithium2/poly.c:745]   --->   Operation 4047 'load' 'sk_load_310' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_153 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%trunc_ln746_23 = trunc i8 %sk_load_310" [dilithium2/poly.c:746]   --->   Operation 4048 'trunc' 'trunc_ln746_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%tmp_290 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_55" [dilithium2/poly.c:746]   --->   Operation 4049 'bitconcatenate' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%tmp_291 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_23, i3 0" [dilithium2/poly.c:746]   --->   Operation 4050 'bitconcatenate' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%or_ln746_53 = or i9 %tmp_291, i9 %tmp_290" [dilithium2/poly.c:746]   --->   Operation 4051 'or' 'or_ln746_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%tmp_292 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_309, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4052 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%or_ln746_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_23, i2 %tmp_292, i9 %or_ln746_53" [dilithium2/poly.c:746]   --->   Operation 4053 'bitconcatenate' 'or_ln746_22' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_23)   --->   "%zext_ln748_23 = zext i13 %or_ln746_22" [dilithium2/poly.c:748]   --->   Operation 4054 'zext' 'zext_ln748_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4055 [1/1] (0.00ns)   --->   "%lshr_ln748_22 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_310, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4055 'partselect' 'lshr_ln748_22' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4056 [1/2] (2.77ns)   --->   "%sk_load_311 = load i12 %sk_addr_311" [dilithium2/poly.c:749]   --->   Operation 4056 'load' 'sk_load_311' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_153 : Operation 4057 [1/1] (0.00ns)   --->   "%trunc_ln750_23 = trunc i8 %sk_load_311" [dilithium2/poly.c:750]   --->   Operation 4057 'trunc' 'trunc_ln750_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4058 [1/1] (0.00ns)   --->   "%or_ln750_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_23, i6 %lshr_ln748_22" [dilithium2/poly.c:750]   --->   Operation 4058 'bitconcatenate' 'or_ln750_22' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln752_23 = zext i13 %or_ln750_22" [dilithium2/poly.c:752]   --->   Operation 4059 'zext' 'zext_ln752_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4060 [1/1] (1.77ns)   --->   "%add_ln753_23 = add i12 %a_read, i12 304" [dilithium2/poly.c:753]   --->   Operation 4060 'add' 'add_ln753_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4061 [1/1] (0.00ns)   --->   "%zext_ln753_23 = zext i12 %add_ln753_23" [dilithium2/poly.c:753]   --->   Operation 4061 'zext' 'zext_ln753_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4062 [1/1] (0.00ns)   --->   "%sk_addr_312 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_23" [dilithium2/poly.c:753]   --->   Operation 4062 'getelementptr' 'sk_addr_312' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4063 [2/2] (2.77ns)   --->   "%sk_load_312 = load i12 %sk_addr_312" [dilithium2/poly.c:753]   --->   Operation 4063 'load' 'sk_load_312' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_153 : Operation 4064 [1/1] (1.77ns)   --->   "%add_ln754_23 = add i12 %a_read, i12 305" [dilithium2/poly.c:754]   --->   Operation 4064 'add' 'add_ln754_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4065 [1/1] (0.00ns)   --->   "%zext_ln754_23 = zext i12 %add_ln754_23" [dilithium2/poly.c:754]   --->   Operation 4065 'zext' 'zext_ln754_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4066 [1/1] (0.00ns)   --->   "%sk_addr_313 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_23" [dilithium2/poly.c:754]   --->   Operation 4066 'getelementptr' 'sk_addr_313' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4067 [2/2] (2.77ns)   --->   "%sk_load_313 = load i12 %sk_addr_313" [dilithium2/poly.c:754]   --->   Operation 4067 'load' 'sk_load_313' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_153 : Operation 4068 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_23 = sub i14 4096, i14 %zext_ln748_23" [dilithium2/poly.c:776]   --->   Operation 4068 'sub' 'sub_ln776_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln776_23 = sext i14 %sub_ln776_23" [dilithium2/poly.c:776]   --->   Operation 4069 'sext' 'sext_ln776_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4070 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_23, i10 %r_addr_185" [dilithium2/poly.c:776]   --->   Operation 4070 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 4071 [1/1] (1.80ns)   --->   "%sub_ln777_23 = sub i14 4096, i14 %zext_ln752_23" [dilithium2/poly.c:777]   --->   Operation 4071 'sub' 'sub_ln777_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln777_23 = sext i14 %sub_ln777_23" [dilithium2/poly.c:777]   --->   Operation 4072 'sext' 'sext_ln777_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 4073 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_23, i10 %r_addr_186" [dilithium2/poly.c:777]   --->   Operation 4073 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 154 <SV = 153> <Delay = 7.35>
ST_154 : Operation 4074 [1/1] (0.00ns)   --->   "%or_ln752_23 = or i10 %tmp_s, i10 187" [dilithium2/poly.c:752]   --->   Operation 4074 'or' 'or_ln752_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4075 [1/1] (0.00ns)   --->   "%zext_ln752_87 = zext i10 %or_ln752_23" [dilithium2/poly.c:752]   --->   Operation 4075 'zext' 'zext_ln752_87' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4076 [1/1] (0.00ns)   --->   "%r_addr_187 = getelementptr i32 %r, i64 0, i64 %zext_ln752_87" [dilithium2/poly.c:752]   --->   Operation 4076 'getelementptr' 'r_addr_187' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_311, i32 7" [dilithium2/poly.c:752]   --->   Operation 4077 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%zext_ln752_55 = zext i1 %tmp_293" [dilithium2/poly.c:752]   --->   Operation 4078 'zext' 'zext_ln752_55' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4079 [1/2] (2.77ns)   --->   "%sk_load_312 = load i12 %sk_addr_312" [dilithium2/poly.c:753]   --->   Operation 4079 'load' 'sk_load_312' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_154 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%shl_ln753_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_312, i1 0" [dilithium2/poly.c:753]   --->   Operation 4080 'bitconcatenate' 'shl_ln753_22' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4081 [1/2] (2.77ns)   --->   "%sk_load_313 = load i12 %sk_addr_313" [dilithium2/poly.c:754]   --->   Operation 4081 'load' 'sk_load_313' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_154 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%trunc_ln755_23 = trunc i8 %sk_load_313" [dilithium2/poly.c:755]   --->   Operation 4082 'trunc' 'trunc_ln755_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%tmp_294 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_55" [dilithium2/poly.c:755]   --->   Operation 4083 'bitconcatenate' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%or_ln755_53 = or i9 %tmp_294, i9 %shl_ln753_22" [dilithium2/poly.c:755]   --->   Operation 4084 'or' 'or_ln755_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%or_ln755_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_23, i9 %or_ln755_53" [dilithium2/poly.c:755]   --->   Operation 4085 'bitconcatenate' 'or_ln755_22' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_23)   --->   "%zext_ln757_23 = zext i13 %or_ln755_22" [dilithium2/poly.c:757]   --->   Operation 4086 'zext' 'zext_ln757_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4087 [1/1] (1.77ns)   --->   "%add_ln758_23 = add i12 %a_read, i12 306" [dilithium2/poly.c:758]   --->   Operation 4087 'add' 'add_ln758_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4088 [1/1] (0.00ns)   --->   "%zext_ln758_23 = zext i12 %add_ln758_23" [dilithium2/poly.c:758]   --->   Operation 4088 'zext' 'zext_ln758_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4089 [1/1] (0.00ns)   --->   "%sk_addr_314 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_23" [dilithium2/poly.c:758]   --->   Operation 4089 'getelementptr' 'sk_addr_314' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4090 [2/2] (2.77ns)   --->   "%sk_load_314 = load i12 %sk_addr_314" [dilithium2/poly.c:758]   --->   Operation 4090 'load' 'sk_load_314' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_154 : Operation 4091 [1/1] (1.77ns)   --->   "%add_ln759_23 = add i12 %a_read, i12 307" [dilithium2/poly.c:759]   --->   Operation 4091 'add' 'add_ln759_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln759_23 = zext i12 %add_ln759_23" [dilithium2/poly.c:759]   --->   Operation 4092 'zext' 'zext_ln759_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4093 [1/1] (0.00ns)   --->   "%sk_addr_315 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_23" [dilithium2/poly.c:759]   --->   Operation 4093 'getelementptr' 'sk_addr_315' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4094 [2/2] (2.77ns)   --->   "%sk_load_315 = load i12 %sk_addr_315" [dilithium2/poly.c:759]   --->   Operation 4094 'load' 'sk_load_315' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_154 : Operation 4095 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_23 = sub i14 4096, i14 %zext_ln757_23" [dilithium2/poly.c:778]   --->   Operation 4095 'sub' 'sub_ln778_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln778_23 = sext i14 %sub_ln778_23" [dilithium2/poly.c:778]   --->   Operation 4096 'sext' 'sext_ln778_23' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 4097 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_23, i10 %r_addr_187" [dilithium2/poly.c:778]   --->   Operation 4097 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 155 <SV = 154> <Delay = 7.35>
ST_155 : Operation 4098 [1/1] (0.00ns)   --->   "%or_ln757_23 = or i10 %tmp_s, i10 188" [dilithium2/poly.c:757]   --->   Operation 4098 'or' 'or_ln757_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln757_87 = zext i10 %or_ln757_23" [dilithium2/poly.c:757]   --->   Operation 4099 'zext' 'zext_ln757_87' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4100 [1/1] (0.00ns)   --->   "%r_addr_188 = getelementptr i32 %r, i64 0, i64 %zext_ln757_87" [dilithium2/poly.c:757]   --->   Operation 4100 'getelementptr' 'r_addr_188' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%lshr_ln757_22 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_313, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4101 'partselect' 'lshr_ln757_22' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%zext_ln757_55 = zext i4 %lshr_ln757_22" [dilithium2/poly.c:757]   --->   Operation 4102 'zext' 'zext_ln757_55' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4103 [1/2] (2.77ns)   --->   "%sk_load_314 = load i12 %sk_addr_314" [dilithium2/poly.c:758]   --->   Operation 4103 'load' 'sk_load_314' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_155 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%trunc_ln758_23 = trunc i8 %sk_load_314" [dilithium2/poly.c:758]   --->   Operation 4104 'trunc' 'trunc_ln758_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4105 [1/2] (2.77ns)   --->   "%sk_load_315 = load i12 %sk_addr_315" [dilithium2/poly.c:759]   --->   Operation 4105 'load' 'sk_load_315' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_155 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%trunc_ln760_23 = trunc i8 %sk_load_315" [dilithium2/poly.c:760]   --->   Operation 4106 'trunc' 'trunc_ln760_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%tmp_295 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_55" [dilithium2/poly.c:760]   --->   Operation 4107 'bitconcatenate' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%tmp_296 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_23, i4 0" [dilithium2/poly.c:760]   --->   Operation 4108 'bitconcatenate' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%or_ln760_53 = or i9 %tmp_296, i9 %tmp_295" [dilithium2/poly.c:760]   --->   Operation 4109 'or' 'or_ln760_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%tmp_297 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_314, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4110 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%or_ln760_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_23, i3 %tmp_297, i9 %or_ln760_53" [dilithium2/poly.c:760]   --->   Operation 4111 'bitconcatenate' 'or_ln760_22' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_23)   --->   "%zext_ln762_23 = zext i13 %or_ln760_22" [dilithium2/poly.c:762]   --->   Operation 4112 'zext' 'zext_ln762_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4113 [1/1] (0.00ns)   --->   "%lshr_ln762_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_315, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4113 'partselect' 'lshr_ln762_22' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4114 [1/1] (1.77ns)   --->   "%add_ln763_23 = add i12 %a_read, i12 308" [dilithium2/poly.c:763]   --->   Operation 4114 'add' 'add_ln763_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4115 [1/1] (0.00ns)   --->   "%zext_ln763_23 = zext i12 %add_ln763_23" [dilithium2/poly.c:763]   --->   Operation 4115 'zext' 'zext_ln763_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4116 [1/1] (0.00ns)   --->   "%sk_addr_316 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_23" [dilithium2/poly.c:763]   --->   Operation 4116 'getelementptr' 'sk_addr_316' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4117 [2/2] (2.77ns)   --->   "%sk_load_316 = load i12 %sk_addr_316" [dilithium2/poly.c:763]   --->   Operation 4117 'load' 'sk_load_316' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_155 : Operation 4118 [1/1] (1.77ns)   --->   "%add_ln767_23 = add i12 %a_read, i12 309" [dilithium2/poly.c:767]   --->   Operation 4118 'add' 'add_ln767_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4119 [1/1] (0.00ns)   --->   "%zext_ln767_23 = zext i12 %add_ln767_23" [dilithium2/poly.c:767]   --->   Operation 4119 'zext' 'zext_ln767_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4120 [1/1] (0.00ns)   --->   "%sk_addr_317 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_23" [dilithium2/poly.c:767]   --->   Operation 4120 'getelementptr' 'sk_addr_317' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4121 [2/2] (2.77ns)   --->   "%sk_load_317 = load i12 %sk_addr_317" [dilithium2/poly.c:767]   --->   Operation 4121 'load' 'sk_load_317' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_155 : Operation 4122 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_23 = sub i14 4096, i14 %zext_ln762_23" [dilithium2/poly.c:779]   --->   Operation 4122 'sub' 'sub_ln779_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln779_23 = sext i14 %sub_ln779_23" [dilithium2/poly.c:779]   --->   Operation 4123 'sext' 'sext_ln779_23' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 4124 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_23, i10 %r_addr_188" [dilithium2/poly.c:779]   --->   Operation 4124 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 156 <SV = 155> <Delay = 7.35>
ST_156 : Operation 4125 [1/1] (0.00ns)   --->   "%or_ln762_23 = or i10 %tmp_s, i10 189" [dilithium2/poly.c:762]   --->   Operation 4125 'or' 'or_ln762_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln762_55 = zext i10 %or_ln762_23" [dilithium2/poly.c:762]   --->   Operation 4126 'zext' 'zext_ln762_55' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4127 [1/1] (0.00ns)   --->   "%r_addr_189 = getelementptr i32 %r, i64 0, i64 %zext_ln762_55" [dilithium2/poly.c:762]   --->   Operation 4127 'getelementptr' 'r_addr_189' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4128 [1/2] (2.77ns)   --->   "%sk_load_316 = load i12 %sk_addr_316" [dilithium2/poly.c:763]   --->   Operation 4128 'load' 'sk_load_316' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_156 : Operation 4129 [1/1] (0.00ns)   --->   "%trunc_ln764_23 = trunc i8 %sk_load_316" [dilithium2/poly.c:764]   --->   Operation 4129 'trunc' 'trunc_ln764_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4130 [1/1] (0.00ns)   --->   "%or_ln764_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_23, i7 %lshr_ln762_22" [dilithium2/poly.c:764]   --->   Operation 4130 'bitconcatenate' 'or_ln764_22' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln766_23 = zext i13 %or_ln764_22" [dilithium2/poly.c:766]   --->   Operation 4131 'zext' 'zext_ln766_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4132 [1/2] (2.77ns)   --->   "%sk_load_317 = load i12 %sk_addr_317" [dilithium2/poly.c:767]   --->   Operation 4132 'load' 'sk_load_317' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_156 : Operation 4133 [1/1] (1.77ns)   --->   "%add_ln768_23 = add i12 %a_read, i12 310" [dilithium2/poly.c:768]   --->   Operation 4133 'add' 'add_ln768_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4134 [1/1] (0.00ns)   --->   "%zext_ln768_23 = zext i12 %add_ln768_23" [dilithium2/poly.c:768]   --->   Operation 4134 'zext' 'zext_ln768_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4135 [1/1] (0.00ns)   --->   "%sk_addr_318 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_23" [dilithium2/poly.c:768]   --->   Operation 4135 'getelementptr' 'sk_addr_318' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4136 [2/2] (2.77ns)   --->   "%sk_load_318 = load i12 %sk_addr_318" [dilithium2/poly.c:768]   --->   Operation 4136 'load' 'sk_load_318' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_156 : Operation 4137 [1/1] (1.77ns)   --->   "%add_ln772_23 = add i12 %a_read, i12 311" [dilithium2/poly.c:772]   --->   Operation 4137 'add' 'add_ln772_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4138 [1/1] (0.00ns)   --->   "%zext_ln772_23 = zext i12 %add_ln772_23" [dilithium2/poly.c:772]   --->   Operation 4138 'zext' 'zext_ln772_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4139 [1/1] (0.00ns)   --->   "%sk_addr_319 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_23" [dilithium2/poly.c:772]   --->   Operation 4139 'getelementptr' 'sk_addr_319' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4140 [2/2] (2.77ns)   --->   "%sk_load_319 = load i12 %sk_addr_319" [dilithium2/poly.c:772]   --->   Operation 4140 'load' 'sk_load_319' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_156 : Operation 4141 [1/1] (1.80ns)   --->   "%sub_ln780_23 = sub i14 4096, i14 %zext_ln766_23" [dilithium2/poly.c:780]   --->   Operation 4141 'sub' 'sub_ln780_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln780_23 = sext i14 %sub_ln780_23" [dilithium2/poly.c:780]   --->   Operation 4142 'sext' 'sext_ln780_23' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 4143 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_23, i10 %r_addr_189" [dilithium2/poly.c:780]   --->   Operation 4143 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 157 <SV = 156> <Delay = 7.35>
ST_157 : Operation 4144 [1/1] (0.00ns)   --->   "%or_ln766_23 = or i10 %tmp_s, i10 190" [dilithium2/poly.c:766]   --->   Operation 4144 'or' 'or_ln766_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4145 [1/1] (0.00ns)   --->   "%zext_ln766_87 = zext i10 %or_ln766_23" [dilithium2/poly.c:766]   --->   Operation 4145 'zext' 'zext_ln766_87' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4146 [1/1] (0.00ns)   --->   "%r_addr_190 = getelementptr i32 %r, i64 0, i64 %zext_ln766_87" [dilithium2/poly.c:766]   --->   Operation 4146 'getelementptr' 'r_addr_190' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4147 [1/1] (0.00ns)   --->   "%or_ln771_23 = or i10 %tmp_s, i10 191" [dilithium2/poly.c:771]   --->   Operation 4147 'or' 'or_ln771_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4148 [1/1] (0.00ns)   --->   "%zext_ln771_55 = zext i10 %or_ln771_23" [dilithium2/poly.c:771]   --->   Operation 4148 'zext' 'zext_ln771_55' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4149 [1/1] (0.00ns)   --->   "%r_addr_191 = getelementptr i32 %r, i64 0, i64 %zext_ln771_55" [dilithium2/poly.c:771]   --->   Operation 4149 'getelementptr' 'r_addr_191' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%lshr_ln766_22 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_316, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4150 'partselect' 'lshr_ln766_22' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%zext_ln766_55 = zext i2 %lshr_ln766_22" [dilithium2/poly.c:766]   --->   Operation 4151 'zext' 'zext_ln766_55' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%trunc_ln767_23 = trunc i8 %sk_load_317" [dilithium2/poly.c:767]   --->   Operation 4152 'trunc' 'trunc_ln767_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4153 [1/2] (2.77ns)   --->   "%sk_load_318 = load i12 %sk_addr_318" [dilithium2/poly.c:768]   --->   Operation 4153 'load' 'sk_load_318' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_157 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%trunc_ln769_23 = trunc i8 %sk_load_318" [dilithium2/poly.c:769]   --->   Operation 4154 'trunc' 'trunc_ln769_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%tmp_298 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_55" [dilithium2/poly.c:769]   --->   Operation 4155 'bitconcatenate' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%tmp_299 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_23, i2 0" [dilithium2/poly.c:769]   --->   Operation 4156 'bitconcatenate' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%or_ln769_53 = or i9 %tmp_299, i9 %tmp_298" [dilithium2/poly.c:769]   --->   Operation 4157 'or' 'or_ln769_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_317, i32 7" [dilithium2/poly.c:769]   --->   Operation 4158 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%or_ln769_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_23, i1 %tmp_300, i9 %or_ln769_53" [dilithium2/poly.c:769]   --->   Operation 4159 'bitconcatenate' 'or_ln769_22' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_23)   --->   "%zext_ln771_23 = zext i13 %or_ln769_22" [dilithium2/poly.c:771]   --->   Operation 4160 'zext' 'zext_ln771_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4161 [1/1] (0.00ns)   --->   "%lshr_ln771_22 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_318, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4161 'partselect' 'lshr_ln771_22' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4162 [1/2] (2.77ns)   --->   "%sk_load_319 = load i12 %sk_addr_319" [dilithium2/poly.c:772]   --->   Operation 4162 'load' 'sk_load_319' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_157 : Operation 4163 [1/1] (0.00ns)   --->   "%or_ln772_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_319, i5 %lshr_ln771_22" [dilithium2/poly.c:772]   --->   Operation 4163 'bitconcatenate' 'or_ln772_22' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4164 [1/1] (0.00ns)   --->   "%zext_ln775_23 = zext i13 %or_ln772_22" [dilithium2/poly.c:775]   --->   Operation 4164 'zext' 'zext_ln775_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4165 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_23 = sub i14 4096, i14 %zext_ln771_23" [dilithium2/poly.c:781]   --->   Operation 4165 'sub' 'sub_ln781_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln781_23 = sext i14 %sub_ln781_23" [dilithium2/poly.c:781]   --->   Operation 4166 'sext' 'sext_ln781_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4167 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_23, i10 %r_addr_190" [dilithium2/poly.c:781]   --->   Operation 4167 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 4168 [1/1] (1.80ns)   --->   "%sub_ln782_23 = sub i14 4096, i14 %zext_ln775_23" [dilithium2/poly.c:782]   --->   Operation 4168 'sub' 'sub_ln782_23' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln782_23 = sext i14 %sub_ln782_23" [dilithium2/poly.c:782]   --->   Operation 4169 'sext' 'sext_ln782_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4170 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_23, i10 %r_addr_191" [dilithium2/poly.c:782]   --->   Operation 4170 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 4171 [1/1] (1.77ns)   --->   "%add_ln739_23 = add i12 %a_read, i12 312" [dilithium2/poly.c:739]   --->   Operation 4171 'add' 'add_ln739_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4172 [1/1] (0.00ns)   --->   "%zext_ln739_23 = zext i12 %add_ln739_23" [dilithium2/poly.c:739]   --->   Operation 4172 'zext' 'zext_ln739_23' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4173 [1/1] (0.00ns)   --->   "%sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_23" [dilithium2/poly.c:739]   --->   Operation 4173 'getelementptr' 'sk_addr_24' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4174 [2/2] (2.77ns)   --->   "%sk_load_24 = load i12 %sk_addr_24" [dilithium2/poly.c:739]   --->   Operation 4174 'load' 'sk_load_24' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_157 : Operation 4175 [1/1] (1.77ns)   --->   "%add_ln740_24 = add i12 %a_read, i12 313" [dilithium2/poly.c:740]   --->   Operation 4175 'add' 'add_ln740_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4176 [1/1] (0.00ns)   --->   "%zext_ln740_24 = zext i12 %add_ln740_24" [dilithium2/poly.c:740]   --->   Operation 4176 'zext' 'zext_ln740_24' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4177 [1/1] (0.00ns)   --->   "%sk_addr_320 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_24" [dilithium2/poly.c:740]   --->   Operation 4177 'getelementptr' 'sk_addr_320' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 4178 [2/2] (2.77ns)   --->   "%sk_load_320 = load i12 %sk_addr_320" [dilithium2/poly.c:740]   --->   Operation 4178 'load' 'sk_load_320' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 158 <SV = 157> <Delay = 7.35>
ST_158 : Operation 4179 [1/1] (0.00ns)   --->   "%or_ln739_23 = or i10 %tmp_s, i10 192" [dilithium2/poly.c:739]   --->   Operation 4179 'or' 'or_ln739_23' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4180 [1/1] (0.00ns)   --->   "%zext_ln739_55 = zext i10 %or_ln739_23" [dilithium2/poly.c:739]   --->   Operation 4180 'zext' 'zext_ln739_55' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4181 [1/1] (0.00ns)   --->   "%r_addr_192 = getelementptr i32 %r, i64 0, i64 %zext_ln739_55" [dilithium2/poly.c:739]   --->   Operation 4181 'getelementptr' 'r_addr_192' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4182 [1/2] (2.77ns)   --->   "%sk_load_24 = load i12 %sk_addr_24" [dilithium2/poly.c:739]   --->   Operation 4182 'load' 'sk_load_24' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_158 : Operation 4183 [1/2] (2.77ns)   --->   "%sk_load_320 = load i12 %sk_addr_320" [dilithium2/poly.c:740]   --->   Operation 4183 'load' 'sk_load_320' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_158 : Operation 4184 [1/1] (0.00ns)   --->   "%trunc_ln741_24 = trunc i8 %sk_load_320" [dilithium2/poly.c:741]   --->   Operation 4184 'trunc' 'trunc_ln741_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4185 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_24, i8 %sk_load_24" [dilithium2/poly.c:741]   --->   Operation 4185 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4186 [1/1] (0.00ns)   --->   "%zext_ln743_24 = zext i13 %tmp_48" [dilithium2/poly.c:743]   --->   Operation 4186 'zext' 'zext_ln743_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4187 [1/1] (1.77ns)   --->   "%add_ln744_24 = add i12 %a_read, i12 314" [dilithium2/poly.c:744]   --->   Operation 4187 'add' 'add_ln744_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln744_24 = zext i12 %add_ln744_24" [dilithium2/poly.c:744]   --->   Operation 4188 'zext' 'zext_ln744_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4189 [1/1] (0.00ns)   --->   "%sk_addr_321 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_24" [dilithium2/poly.c:744]   --->   Operation 4189 'getelementptr' 'sk_addr_321' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4190 [2/2] (2.77ns)   --->   "%sk_load_321 = load i12 %sk_addr_321" [dilithium2/poly.c:744]   --->   Operation 4190 'load' 'sk_load_321' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_158 : Operation 4191 [1/1] (1.77ns)   --->   "%add_ln745_24 = add i12 %a_read, i12 315" [dilithium2/poly.c:745]   --->   Operation 4191 'add' 'add_ln745_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4192 [1/1] (0.00ns)   --->   "%zext_ln745_24 = zext i12 %add_ln745_24" [dilithium2/poly.c:745]   --->   Operation 4192 'zext' 'zext_ln745_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4193 [1/1] (0.00ns)   --->   "%sk_addr_322 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_24" [dilithium2/poly.c:745]   --->   Operation 4193 'getelementptr' 'sk_addr_322' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4194 [2/2] (2.77ns)   --->   "%sk_load_322 = load i12 %sk_addr_322" [dilithium2/poly.c:745]   --->   Operation 4194 'load' 'sk_load_322' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_158 : Operation 4195 [1/1] (1.80ns)   --->   "%sub_ln775_24 = sub i14 4096, i14 %zext_ln743_24" [dilithium2/poly.c:775]   --->   Operation 4195 'sub' 'sub_ln775_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln775_24 = sext i14 %sub_ln775_24" [dilithium2/poly.c:775]   --->   Operation 4196 'sext' 'sext_ln775_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 4197 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_24, i10 %r_addr_192" [dilithium2/poly.c:775]   --->   Operation 4197 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 159 <SV = 158> <Delay = 7.35>
ST_159 : Operation 4198 [1/1] (0.00ns)   --->   "%or_ln743_24 = or i10 %tmp_s, i10 193" [dilithium2/poly.c:743]   --->   Operation 4198 'or' 'or_ln743_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4199 [1/1] (0.00ns)   --->   "%zext_ln743_88 = zext i10 %or_ln743_24" [dilithium2/poly.c:743]   --->   Operation 4199 'zext' 'zext_ln743_88' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4200 [1/1] (0.00ns)   --->   "%r_addr_193 = getelementptr i32 %r, i64 0, i64 %zext_ln743_88" [dilithium2/poly.c:743]   --->   Operation 4200 'getelementptr' 'r_addr_193' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%lshr_ln743_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_320, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4201 'partselect' 'lshr_ln743_23' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%zext_ln743_56 = zext i3 %lshr_ln743_23" [dilithium2/poly.c:743]   --->   Operation 4202 'zext' 'zext_ln743_56' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4203 [1/2] (2.77ns)   --->   "%sk_load_321 = load i12 %sk_addr_321" [dilithium2/poly.c:744]   --->   Operation 4203 'load' 'sk_load_321' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_159 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%trunc_ln744_24 = trunc i8 %sk_load_321" [dilithium2/poly.c:744]   --->   Operation 4204 'trunc' 'trunc_ln744_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4205 [1/2] (2.77ns)   --->   "%sk_load_322 = load i12 %sk_addr_322" [dilithium2/poly.c:745]   --->   Operation 4205 'load' 'sk_load_322' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_159 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%trunc_ln746_24 = trunc i8 %sk_load_322" [dilithium2/poly.c:746]   --->   Operation 4206 'trunc' 'trunc_ln746_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%tmp_301 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_56" [dilithium2/poly.c:746]   --->   Operation 4207 'bitconcatenate' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%tmp_302 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_24, i3 0" [dilithium2/poly.c:746]   --->   Operation 4208 'bitconcatenate' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%or_ln746_54 = or i9 %tmp_302, i9 %tmp_301" [dilithium2/poly.c:746]   --->   Operation 4209 'or' 'or_ln746_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%tmp_303 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_321, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4210 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%or_ln746_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_24, i2 %tmp_303, i9 %or_ln746_54" [dilithium2/poly.c:746]   --->   Operation 4211 'bitconcatenate' 'or_ln746_23' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_24)   --->   "%zext_ln748_24 = zext i13 %or_ln746_23" [dilithium2/poly.c:748]   --->   Operation 4212 'zext' 'zext_ln748_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4213 [1/1] (0.00ns)   --->   "%lshr_ln748_23 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_322, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4213 'partselect' 'lshr_ln748_23' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4214 [1/1] (1.77ns)   --->   "%add_ln749_24 = add i12 %a_read, i12 316" [dilithium2/poly.c:749]   --->   Operation 4214 'add' 'add_ln749_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4215 [1/1] (0.00ns)   --->   "%zext_ln749_24 = zext i12 %add_ln749_24" [dilithium2/poly.c:749]   --->   Operation 4215 'zext' 'zext_ln749_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4216 [1/1] (0.00ns)   --->   "%sk_addr_323 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_24" [dilithium2/poly.c:749]   --->   Operation 4216 'getelementptr' 'sk_addr_323' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4217 [2/2] (2.77ns)   --->   "%sk_load_323 = load i12 %sk_addr_323" [dilithium2/poly.c:749]   --->   Operation 4217 'load' 'sk_load_323' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_159 : Operation 4218 [1/1] (1.77ns)   --->   "%add_ln753_24 = add i12 %a_read, i12 317" [dilithium2/poly.c:753]   --->   Operation 4218 'add' 'add_ln753_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln753_24 = zext i12 %add_ln753_24" [dilithium2/poly.c:753]   --->   Operation 4219 'zext' 'zext_ln753_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4220 [1/1] (0.00ns)   --->   "%sk_addr_324 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_24" [dilithium2/poly.c:753]   --->   Operation 4220 'getelementptr' 'sk_addr_324' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4221 [2/2] (2.77ns)   --->   "%sk_load_324 = load i12 %sk_addr_324" [dilithium2/poly.c:753]   --->   Operation 4221 'load' 'sk_load_324' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_159 : Operation 4222 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_24 = sub i14 4096, i14 %zext_ln748_24" [dilithium2/poly.c:776]   --->   Operation 4222 'sub' 'sub_ln776_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln776_24 = sext i14 %sub_ln776_24" [dilithium2/poly.c:776]   --->   Operation 4223 'sext' 'sext_ln776_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 4224 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_24, i10 %r_addr_193" [dilithium2/poly.c:776]   --->   Operation 4224 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 160 <SV = 159> <Delay = 7.35>
ST_160 : Operation 4225 [1/1] (0.00ns)   --->   "%or_ln748_24 = or i10 %tmp_s, i10 194" [dilithium2/poly.c:748]   --->   Operation 4225 'or' 'or_ln748_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4226 [1/1] (0.00ns)   --->   "%zext_ln748_56 = zext i10 %or_ln748_24" [dilithium2/poly.c:748]   --->   Operation 4226 'zext' 'zext_ln748_56' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4227 [1/1] (0.00ns)   --->   "%r_addr_194 = getelementptr i32 %r, i64 0, i64 %zext_ln748_56" [dilithium2/poly.c:748]   --->   Operation 4227 'getelementptr' 'r_addr_194' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4228 [1/2] (2.77ns)   --->   "%sk_load_323 = load i12 %sk_addr_323" [dilithium2/poly.c:749]   --->   Operation 4228 'load' 'sk_load_323' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_160 : Operation 4229 [1/1] (0.00ns)   --->   "%trunc_ln750_24 = trunc i8 %sk_load_323" [dilithium2/poly.c:750]   --->   Operation 4229 'trunc' 'trunc_ln750_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4230 [1/1] (0.00ns)   --->   "%or_ln750_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_24, i6 %lshr_ln748_23" [dilithium2/poly.c:750]   --->   Operation 4230 'bitconcatenate' 'or_ln750_23' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4231 [1/1] (0.00ns)   --->   "%zext_ln752_24 = zext i13 %or_ln750_23" [dilithium2/poly.c:752]   --->   Operation 4231 'zext' 'zext_ln752_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4232 [1/2] (2.77ns)   --->   "%sk_load_324 = load i12 %sk_addr_324" [dilithium2/poly.c:753]   --->   Operation 4232 'load' 'sk_load_324' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_160 : Operation 4233 [1/1] (1.77ns)   --->   "%add_ln754_24 = add i12 %a_read, i12 318" [dilithium2/poly.c:754]   --->   Operation 4233 'add' 'add_ln754_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4234 [1/1] (0.00ns)   --->   "%zext_ln754_24 = zext i12 %add_ln754_24" [dilithium2/poly.c:754]   --->   Operation 4234 'zext' 'zext_ln754_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4235 [1/1] (0.00ns)   --->   "%sk_addr_325 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_24" [dilithium2/poly.c:754]   --->   Operation 4235 'getelementptr' 'sk_addr_325' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4236 [2/2] (2.77ns)   --->   "%sk_load_325 = load i12 %sk_addr_325" [dilithium2/poly.c:754]   --->   Operation 4236 'load' 'sk_load_325' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_160 : Operation 4237 [1/1] (1.77ns)   --->   "%add_ln758_24 = add i12 %a_read, i12 319" [dilithium2/poly.c:758]   --->   Operation 4237 'add' 'add_ln758_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4238 [1/1] (0.00ns)   --->   "%zext_ln758_24 = zext i12 %add_ln758_24" [dilithium2/poly.c:758]   --->   Operation 4238 'zext' 'zext_ln758_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4239 [1/1] (0.00ns)   --->   "%sk_addr_326 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_24" [dilithium2/poly.c:758]   --->   Operation 4239 'getelementptr' 'sk_addr_326' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4240 [2/2] (2.77ns)   --->   "%sk_load_326 = load i12 %sk_addr_326" [dilithium2/poly.c:758]   --->   Operation 4240 'load' 'sk_load_326' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_160 : Operation 4241 [1/1] (1.80ns)   --->   "%sub_ln777_24 = sub i14 4096, i14 %zext_ln752_24" [dilithium2/poly.c:777]   --->   Operation 4241 'sub' 'sub_ln777_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln777_24 = sext i14 %sub_ln777_24" [dilithium2/poly.c:777]   --->   Operation 4242 'sext' 'sext_ln777_24' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 4243 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_24, i10 %r_addr_194" [dilithium2/poly.c:777]   --->   Operation 4243 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 161 <SV = 160> <Delay = 7.35>
ST_161 : Operation 4244 [1/1] (0.00ns)   --->   "%or_ln752_24 = or i10 %tmp_s, i10 195" [dilithium2/poly.c:752]   --->   Operation 4244 'or' 'or_ln752_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln752_88 = zext i10 %or_ln752_24" [dilithium2/poly.c:752]   --->   Operation 4245 'zext' 'zext_ln752_88' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4246 [1/1] (0.00ns)   --->   "%r_addr_195 = getelementptr i32 %r, i64 0, i64 %zext_ln752_88" [dilithium2/poly.c:752]   --->   Operation 4246 'getelementptr' 'r_addr_195' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_323, i32 7" [dilithium2/poly.c:752]   --->   Operation 4247 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%zext_ln752_56 = zext i1 %tmp_304" [dilithium2/poly.c:752]   --->   Operation 4248 'zext' 'zext_ln752_56' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%shl_ln753_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_324, i1 0" [dilithium2/poly.c:753]   --->   Operation 4249 'bitconcatenate' 'shl_ln753_23' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4250 [1/2] (2.77ns)   --->   "%sk_load_325 = load i12 %sk_addr_325" [dilithium2/poly.c:754]   --->   Operation 4250 'load' 'sk_load_325' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_161 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%trunc_ln755_24 = trunc i8 %sk_load_325" [dilithium2/poly.c:755]   --->   Operation 4251 'trunc' 'trunc_ln755_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%tmp_305 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_56" [dilithium2/poly.c:755]   --->   Operation 4252 'bitconcatenate' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%or_ln755_54 = or i9 %tmp_305, i9 %shl_ln753_23" [dilithium2/poly.c:755]   --->   Operation 4253 'or' 'or_ln755_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%or_ln755_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_24, i9 %or_ln755_54" [dilithium2/poly.c:755]   --->   Operation 4254 'bitconcatenate' 'or_ln755_23' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_24)   --->   "%zext_ln757_24 = zext i13 %or_ln755_23" [dilithium2/poly.c:757]   --->   Operation 4255 'zext' 'zext_ln757_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4256 [1/2] (2.77ns)   --->   "%sk_load_326 = load i12 %sk_addr_326" [dilithium2/poly.c:758]   --->   Operation 4256 'load' 'sk_load_326' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_161 : Operation 4257 [1/1] (1.77ns)   --->   "%add_ln759_24 = add i12 %a_read, i12 320" [dilithium2/poly.c:759]   --->   Operation 4257 'add' 'add_ln759_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln759_24 = zext i12 %add_ln759_24" [dilithium2/poly.c:759]   --->   Operation 4258 'zext' 'zext_ln759_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4259 [1/1] (0.00ns)   --->   "%sk_addr_327 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_24" [dilithium2/poly.c:759]   --->   Operation 4259 'getelementptr' 'sk_addr_327' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4260 [2/2] (2.77ns)   --->   "%sk_load_327 = load i12 %sk_addr_327" [dilithium2/poly.c:759]   --->   Operation 4260 'load' 'sk_load_327' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_161 : Operation 4261 [1/1] (1.77ns)   --->   "%add_ln763_24 = add i12 %a_read, i12 321" [dilithium2/poly.c:763]   --->   Operation 4261 'add' 'add_ln763_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4262 [1/1] (0.00ns)   --->   "%zext_ln763_24 = zext i12 %add_ln763_24" [dilithium2/poly.c:763]   --->   Operation 4262 'zext' 'zext_ln763_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4263 [1/1] (0.00ns)   --->   "%sk_addr_328 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_24" [dilithium2/poly.c:763]   --->   Operation 4263 'getelementptr' 'sk_addr_328' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4264 [2/2] (2.77ns)   --->   "%sk_load_328 = load i12 %sk_addr_328" [dilithium2/poly.c:763]   --->   Operation 4264 'load' 'sk_load_328' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_161 : Operation 4265 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_24 = sub i14 4096, i14 %zext_ln757_24" [dilithium2/poly.c:778]   --->   Operation 4265 'sub' 'sub_ln778_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln778_24 = sext i14 %sub_ln778_24" [dilithium2/poly.c:778]   --->   Operation 4266 'sext' 'sext_ln778_24' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 4267 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_24, i10 %r_addr_195" [dilithium2/poly.c:778]   --->   Operation 4267 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 162 <SV = 161> <Delay = 7.35>
ST_162 : Operation 4268 [1/1] (0.00ns)   --->   "%or_ln757_24 = or i10 %tmp_s, i10 196" [dilithium2/poly.c:757]   --->   Operation 4268 'or' 'or_ln757_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln757_88 = zext i10 %or_ln757_24" [dilithium2/poly.c:757]   --->   Operation 4269 'zext' 'zext_ln757_88' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4270 [1/1] (0.00ns)   --->   "%r_addr_196 = getelementptr i32 %r, i64 0, i64 %zext_ln757_88" [dilithium2/poly.c:757]   --->   Operation 4270 'getelementptr' 'r_addr_196' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4271 [1/1] (0.00ns)   --->   "%or_ln762_24 = or i10 %tmp_s, i10 197" [dilithium2/poly.c:762]   --->   Operation 4271 'or' 'or_ln762_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln762_56 = zext i10 %or_ln762_24" [dilithium2/poly.c:762]   --->   Operation 4272 'zext' 'zext_ln762_56' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4273 [1/1] (0.00ns)   --->   "%r_addr_197 = getelementptr i32 %r, i64 0, i64 %zext_ln762_56" [dilithium2/poly.c:762]   --->   Operation 4273 'getelementptr' 'r_addr_197' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%lshr_ln757_23 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_325, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4274 'partselect' 'lshr_ln757_23' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%zext_ln757_56 = zext i4 %lshr_ln757_23" [dilithium2/poly.c:757]   --->   Operation 4275 'zext' 'zext_ln757_56' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%trunc_ln758_24 = trunc i8 %sk_load_326" [dilithium2/poly.c:758]   --->   Operation 4276 'trunc' 'trunc_ln758_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4277 [1/2] (2.77ns)   --->   "%sk_load_327 = load i12 %sk_addr_327" [dilithium2/poly.c:759]   --->   Operation 4277 'load' 'sk_load_327' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_162 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%trunc_ln760_24 = trunc i8 %sk_load_327" [dilithium2/poly.c:760]   --->   Operation 4278 'trunc' 'trunc_ln760_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%tmp_306 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_56" [dilithium2/poly.c:760]   --->   Operation 4279 'bitconcatenate' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%tmp_307 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_24, i4 0" [dilithium2/poly.c:760]   --->   Operation 4280 'bitconcatenate' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%or_ln760_54 = or i9 %tmp_307, i9 %tmp_306" [dilithium2/poly.c:760]   --->   Operation 4281 'or' 'or_ln760_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%tmp_308 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_326, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4282 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%or_ln760_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_24, i3 %tmp_308, i9 %or_ln760_54" [dilithium2/poly.c:760]   --->   Operation 4283 'bitconcatenate' 'or_ln760_23' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_24)   --->   "%zext_ln762_24 = zext i13 %or_ln760_23" [dilithium2/poly.c:762]   --->   Operation 4284 'zext' 'zext_ln762_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4285 [1/1] (0.00ns)   --->   "%lshr_ln762_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_327, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4285 'partselect' 'lshr_ln762_23' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4286 [1/2] (2.77ns)   --->   "%sk_load_328 = load i12 %sk_addr_328" [dilithium2/poly.c:763]   --->   Operation 4286 'load' 'sk_load_328' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_162 : Operation 4287 [1/1] (0.00ns)   --->   "%trunc_ln764_24 = trunc i8 %sk_load_328" [dilithium2/poly.c:764]   --->   Operation 4287 'trunc' 'trunc_ln764_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4288 [1/1] (0.00ns)   --->   "%or_ln764_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_24, i7 %lshr_ln762_23" [dilithium2/poly.c:764]   --->   Operation 4288 'bitconcatenate' 'or_ln764_23' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4289 [1/1] (0.00ns)   --->   "%zext_ln766_24 = zext i13 %or_ln764_23" [dilithium2/poly.c:766]   --->   Operation 4289 'zext' 'zext_ln766_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4290 [1/1] (1.77ns)   --->   "%add_ln767_24 = add i12 %a_read, i12 322" [dilithium2/poly.c:767]   --->   Operation 4290 'add' 'add_ln767_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln767_24 = zext i12 %add_ln767_24" [dilithium2/poly.c:767]   --->   Operation 4291 'zext' 'zext_ln767_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4292 [1/1] (0.00ns)   --->   "%sk_addr_329 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_24" [dilithium2/poly.c:767]   --->   Operation 4292 'getelementptr' 'sk_addr_329' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4293 [2/2] (2.77ns)   --->   "%sk_load_329 = load i12 %sk_addr_329" [dilithium2/poly.c:767]   --->   Operation 4293 'load' 'sk_load_329' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_162 : Operation 4294 [1/1] (1.77ns)   --->   "%add_ln768_24 = add i12 %a_read, i12 323" [dilithium2/poly.c:768]   --->   Operation 4294 'add' 'add_ln768_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4295 [1/1] (0.00ns)   --->   "%zext_ln768_24 = zext i12 %add_ln768_24" [dilithium2/poly.c:768]   --->   Operation 4295 'zext' 'zext_ln768_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4296 [1/1] (0.00ns)   --->   "%sk_addr_330 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_24" [dilithium2/poly.c:768]   --->   Operation 4296 'getelementptr' 'sk_addr_330' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4297 [2/2] (2.77ns)   --->   "%sk_load_330 = load i12 %sk_addr_330" [dilithium2/poly.c:768]   --->   Operation 4297 'load' 'sk_load_330' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_162 : Operation 4298 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_24 = sub i14 4096, i14 %zext_ln762_24" [dilithium2/poly.c:779]   --->   Operation 4298 'sub' 'sub_ln779_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln779_24 = sext i14 %sub_ln779_24" [dilithium2/poly.c:779]   --->   Operation 4299 'sext' 'sext_ln779_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4300 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_24, i10 %r_addr_196" [dilithium2/poly.c:779]   --->   Operation 4300 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 4301 [1/1] (1.80ns)   --->   "%sub_ln780_24 = sub i14 4096, i14 %zext_ln766_24" [dilithium2/poly.c:780]   --->   Operation 4301 'sub' 'sub_ln780_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln780_24 = sext i14 %sub_ln780_24" [dilithium2/poly.c:780]   --->   Operation 4302 'sext' 'sext_ln780_24' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 4303 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_24, i10 %r_addr_197" [dilithium2/poly.c:780]   --->   Operation 4303 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 163 <SV = 162> <Delay = 7.35>
ST_163 : Operation 4304 [1/1] (0.00ns)   --->   "%or_ln766_24 = or i10 %tmp_s, i10 198" [dilithium2/poly.c:766]   --->   Operation 4304 'or' 'or_ln766_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4305 [1/1] (0.00ns)   --->   "%zext_ln766_88 = zext i10 %or_ln766_24" [dilithium2/poly.c:766]   --->   Operation 4305 'zext' 'zext_ln766_88' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4306 [1/1] (0.00ns)   --->   "%r_addr_198 = getelementptr i32 %r, i64 0, i64 %zext_ln766_88" [dilithium2/poly.c:766]   --->   Operation 4306 'getelementptr' 'r_addr_198' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%lshr_ln766_23 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_328, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4307 'partselect' 'lshr_ln766_23' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%zext_ln766_56 = zext i2 %lshr_ln766_23" [dilithium2/poly.c:766]   --->   Operation 4308 'zext' 'zext_ln766_56' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4309 [1/2] (2.77ns)   --->   "%sk_load_329 = load i12 %sk_addr_329" [dilithium2/poly.c:767]   --->   Operation 4309 'load' 'sk_load_329' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_163 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%trunc_ln767_24 = trunc i8 %sk_load_329" [dilithium2/poly.c:767]   --->   Operation 4310 'trunc' 'trunc_ln767_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4311 [1/2] (2.77ns)   --->   "%sk_load_330 = load i12 %sk_addr_330" [dilithium2/poly.c:768]   --->   Operation 4311 'load' 'sk_load_330' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_163 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%trunc_ln769_24 = trunc i8 %sk_load_330" [dilithium2/poly.c:769]   --->   Operation 4312 'trunc' 'trunc_ln769_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%tmp_309 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_56" [dilithium2/poly.c:769]   --->   Operation 4313 'bitconcatenate' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%tmp_310 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_24, i2 0" [dilithium2/poly.c:769]   --->   Operation 4314 'bitconcatenate' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%or_ln769_54 = or i9 %tmp_310, i9 %tmp_309" [dilithium2/poly.c:769]   --->   Operation 4315 'or' 'or_ln769_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_329, i32 7" [dilithium2/poly.c:769]   --->   Operation 4316 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%or_ln769_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_24, i1 %tmp_311, i9 %or_ln769_54" [dilithium2/poly.c:769]   --->   Operation 4317 'bitconcatenate' 'or_ln769_23' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_24)   --->   "%zext_ln771_24 = zext i13 %or_ln769_23" [dilithium2/poly.c:771]   --->   Operation 4318 'zext' 'zext_ln771_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4319 [1/1] (0.00ns)   --->   "%lshr_ln771_23 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_330, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4319 'partselect' 'lshr_ln771_23' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4320 [1/1] (1.77ns)   --->   "%add_ln772_24 = add i12 %a_read, i12 324" [dilithium2/poly.c:772]   --->   Operation 4320 'add' 'add_ln772_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4321 [1/1] (0.00ns)   --->   "%zext_ln772_24 = zext i12 %add_ln772_24" [dilithium2/poly.c:772]   --->   Operation 4321 'zext' 'zext_ln772_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4322 [1/1] (0.00ns)   --->   "%sk_addr_331 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_24" [dilithium2/poly.c:772]   --->   Operation 4322 'getelementptr' 'sk_addr_331' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4323 [2/2] (2.77ns)   --->   "%sk_load_331 = load i12 %sk_addr_331" [dilithium2/poly.c:772]   --->   Operation 4323 'load' 'sk_load_331' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_163 : Operation 4324 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_24 = sub i14 4096, i14 %zext_ln771_24" [dilithium2/poly.c:781]   --->   Operation 4324 'sub' 'sub_ln781_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln781_24 = sext i14 %sub_ln781_24" [dilithium2/poly.c:781]   --->   Operation 4325 'sext' 'sext_ln781_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4326 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_24, i10 %r_addr_198" [dilithium2/poly.c:781]   --->   Operation 4326 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 4327 [1/1] (1.77ns)   --->   "%add_ln739_24 = add i12 %a_read, i12 325" [dilithium2/poly.c:739]   --->   Operation 4327 'add' 'add_ln739_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4328 [1/1] (0.00ns)   --->   "%zext_ln739_24 = zext i12 %add_ln739_24" [dilithium2/poly.c:739]   --->   Operation 4328 'zext' 'zext_ln739_24' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4329 [1/1] (0.00ns)   --->   "%sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_24" [dilithium2/poly.c:739]   --->   Operation 4329 'getelementptr' 'sk_addr_25' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 4330 [2/2] (2.77ns)   --->   "%sk_load_25 = load i12 %sk_addr_25" [dilithium2/poly.c:739]   --->   Operation 4330 'load' 'sk_load_25' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 164 <SV = 163> <Delay = 7.35>
ST_164 : Operation 4331 [1/1] (0.00ns)   --->   "%or_ln771_24 = or i10 %tmp_s, i10 199" [dilithium2/poly.c:771]   --->   Operation 4331 'or' 'or_ln771_24' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4332 [1/1] (0.00ns)   --->   "%zext_ln771_56 = zext i10 %or_ln771_24" [dilithium2/poly.c:771]   --->   Operation 4332 'zext' 'zext_ln771_56' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4333 [1/1] (0.00ns)   --->   "%r_addr_199 = getelementptr i32 %r, i64 0, i64 %zext_ln771_56" [dilithium2/poly.c:771]   --->   Operation 4333 'getelementptr' 'r_addr_199' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4334 [1/2] (2.77ns)   --->   "%sk_load_331 = load i12 %sk_addr_331" [dilithium2/poly.c:772]   --->   Operation 4334 'load' 'sk_load_331' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_164 : Operation 4335 [1/1] (0.00ns)   --->   "%or_ln772_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_331, i5 %lshr_ln771_23" [dilithium2/poly.c:772]   --->   Operation 4335 'bitconcatenate' 'or_ln772_23' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4336 [1/1] (0.00ns)   --->   "%zext_ln775_24 = zext i13 %or_ln772_23" [dilithium2/poly.c:775]   --->   Operation 4336 'zext' 'zext_ln775_24' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4337 [1/1] (1.80ns)   --->   "%sub_ln782_24 = sub i14 4096, i14 %zext_ln775_24" [dilithium2/poly.c:782]   --->   Operation 4337 'sub' 'sub_ln782_24' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln782_24 = sext i14 %sub_ln782_24" [dilithium2/poly.c:782]   --->   Operation 4338 'sext' 'sext_ln782_24' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4339 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_24, i10 %r_addr_199" [dilithium2/poly.c:782]   --->   Operation 4339 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 4340 [1/2] (2.77ns)   --->   "%sk_load_25 = load i12 %sk_addr_25" [dilithium2/poly.c:739]   --->   Operation 4340 'load' 'sk_load_25' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_164 : Operation 4341 [1/1] (1.77ns)   --->   "%add_ln740_25 = add i12 %a_read, i12 326" [dilithium2/poly.c:740]   --->   Operation 4341 'add' 'add_ln740_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4342 [1/1] (0.00ns)   --->   "%zext_ln740_25 = zext i12 %add_ln740_25" [dilithium2/poly.c:740]   --->   Operation 4342 'zext' 'zext_ln740_25' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4343 [1/1] (0.00ns)   --->   "%sk_addr_332 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_25" [dilithium2/poly.c:740]   --->   Operation 4343 'getelementptr' 'sk_addr_332' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4344 [2/2] (2.77ns)   --->   "%sk_load_332 = load i12 %sk_addr_332" [dilithium2/poly.c:740]   --->   Operation 4344 'load' 'sk_load_332' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_164 : Operation 4345 [1/1] (1.77ns)   --->   "%add_ln744_25 = add i12 %a_read, i12 327" [dilithium2/poly.c:744]   --->   Operation 4345 'add' 'add_ln744_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln744_25 = zext i12 %add_ln744_25" [dilithium2/poly.c:744]   --->   Operation 4346 'zext' 'zext_ln744_25' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4347 [1/1] (0.00ns)   --->   "%sk_addr_333 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_25" [dilithium2/poly.c:744]   --->   Operation 4347 'getelementptr' 'sk_addr_333' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 4348 [2/2] (2.77ns)   --->   "%sk_load_333 = load i12 %sk_addr_333" [dilithium2/poly.c:744]   --->   Operation 4348 'load' 'sk_load_333' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 165 <SV = 164> <Delay = 7.35>
ST_165 : Operation 4349 [1/1] (0.00ns)   --->   "%or_ln739_24 = or i10 %tmp_s, i10 200" [dilithium2/poly.c:739]   --->   Operation 4349 'or' 'or_ln739_24' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4350 [1/1] (0.00ns)   --->   "%zext_ln739_56 = zext i10 %or_ln739_24" [dilithium2/poly.c:739]   --->   Operation 4350 'zext' 'zext_ln739_56' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4351 [1/1] (0.00ns)   --->   "%r_addr_200 = getelementptr i32 %r, i64 0, i64 %zext_ln739_56" [dilithium2/poly.c:739]   --->   Operation 4351 'getelementptr' 'r_addr_200' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4352 [1/2] (2.77ns)   --->   "%sk_load_332 = load i12 %sk_addr_332" [dilithium2/poly.c:740]   --->   Operation 4352 'load' 'sk_load_332' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_165 : Operation 4353 [1/1] (0.00ns)   --->   "%trunc_ln741_25 = trunc i8 %sk_load_332" [dilithium2/poly.c:741]   --->   Operation 4353 'trunc' 'trunc_ln741_25' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4354 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_25, i8 %sk_load_25" [dilithium2/poly.c:741]   --->   Operation 4354 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4355 [1/1] (0.00ns)   --->   "%zext_ln743_25 = zext i13 %tmp_50" [dilithium2/poly.c:743]   --->   Operation 4355 'zext' 'zext_ln743_25' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4356 [1/2] (2.77ns)   --->   "%sk_load_333 = load i12 %sk_addr_333" [dilithium2/poly.c:744]   --->   Operation 4356 'load' 'sk_load_333' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_165 : Operation 4357 [1/1] (1.77ns)   --->   "%add_ln745_25 = add i12 %a_read, i12 328" [dilithium2/poly.c:745]   --->   Operation 4357 'add' 'add_ln745_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4358 [1/1] (0.00ns)   --->   "%zext_ln745_25 = zext i12 %add_ln745_25" [dilithium2/poly.c:745]   --->   Operation 4358 'zext' 'zext_ln745_25' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4359 [1/1] (0.00ns)   --->   "%sk_addr_334 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_25" [dilithium2/poly.c:745]   --->   Operation 4359 'getelementptr' 'sk_addr_334' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4360 [2/2] (2.77ns)   --->   "%sk_load_334 = load i12 %sk_addr_334" [dilithium2/poly.c:745]   --->   Operation 4360 'load' 'sk_load_334' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_165 : Operation 4361 [1/1] (1.77ns)   --->   "%add_ln749_25 = add i12 %a_read, i12 329" [dilithium2/poly.c:749]   --->   Operation 4361 'add' 'add_ln749_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4362 [1/1] (0.00ns)   --->   "%zext_ln749_25 = zext i12 %add_ln749_25" [dilithium2/poly.c:749]   --->   Operation 4362 'zext' 'zext_ln749_25' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4363 [1/1] (0.00ns)   --->   "%sk_addr_335 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_25" [dilithium2/poly.c:749]   --->   Operation 4363 'getelementptr' 'sk_addr_335' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4364 [2/2] (2.77ns)   --->   "%sk_load_335 = load i12 %sk_addr_335" [dilithium2/poly.c:749]   --->   Operation 4364 'load' 'sk_load_335' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_165 : Operation 4365 [1/1] (1.80ns)   --->   "%sub_ln775_25 = sub i14 4096, i14 %zext_ln743_25" [dilithium2/poly.c:775]   --->   Operation 4365 'sub' 'sub_ln775_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln775_25 = sext i14 %sub_ln775_25" [dilithium2/poly.c:775]   --->   Operation 4366 'sext' 'sext_ln775_25' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 4367 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_25, i10 %r_addr_200" [dilithium2/poly.c:775]   --->   Operation 4367 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 166 <SV = 165> <Delay = 7.35>
ST_166 : Operation 4368 [1/1] (0.00ns)   --->   "%or_ln743_25 = or i10 %tmp_s, i10 201" [dilithium2/poly.c:743]   --->   Operation 4368 'or' 'or_ln743_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4369 [1/1] (0.00ns)   --->   "%zext_ln743_89 = zext i10 %or_ln743_25" [dilithium2/poly.c:743]   --->   Operation 4369 'zext' 'zext_ln743_89' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4370 [1/1] (0.00ns)   --->   "%r_addr_201 = getelementptr i32 %r, i64 0, i64 %zext_ln743_89" [dilithium2/poly.c:743]   --->   Operation 4370 'getelementptr' 'r_addr_201' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4371 [1/1] (0.00ns)   --->   "%or_ln748_25 = or i10 %tmp_s, i10 202" [dilithium2/poly.c:748]   --->   Operation 4371 'or' 'or_ln748_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4372 [1/1] (0.00ns)   --->   "%zext_ln748_57 = zext i10 %or_ln748_25" [dilithium2/poly.c:748]   --->   Operation 4372 'zext' 'zext_ln748_57' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4373 [1/1] (0.00ns)   --->   "%r_addr_202 = getelementptr i32 %r, i64 0, i64 %zext_ln748_57" [dilithium2/poly.c:748]   --->   Operation 4373 'getelementptr' 'r_addr_202' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%lshr_ln743_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_332, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4374 'partselect' 'lshr_ln743_24' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%zext_ln743_57 = zext i3 %lshr_ln743_24" [dilithium2/poly.c:743]   --->   Operation 4375 'zext' 'zext_ln743_57' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%trunc_ln744_25 = trunc i8 %sk_load_333" [dilithium2/poly.c:744]   --->   Operation 4376 'trunc' 'trunc_ln744_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4377 [1/2] (2.77ns)   --->   "%sk_load_334 = load i12 %sk_addr_334" [dilithium2/poly.c:745]   --->   Operation 4377 'load' 'sk_load_334' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_166 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%trunc_ln746_25 = trunc i8 %sk_load_334" [dilithium2/poly.c:746]   --->   Operation 4378 'trunc' 'trunc_ln746_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%tmp_312 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_57" [dilithium2/poly.c:746]   --->   Operation 4379 'bitconcatenate' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%tmp_313 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_25, i3 0" [dilithium2/poly.c:746]   --->   Operation 4380 'bitconcatenate' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%or_ln746_55 = or i9 %tmp_313, i9 %tmp_312" [dilithium2/poly.c:746]   --->   Operation 4381 'or' 'or_ln746_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%tmp_314 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_333, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4382 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%or_ln746_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_25, i2 %tmp_314, i9 %or_ln746_55" [dilithium2/poly.c:746]   --->   Operation 4383 'bitconcatenate' 'or_ln746_24' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_25)   --->   "%zext_ln748_25 = zext i13 %or_ln746_24" [dilithium2/poly.c:748]   --->   Operation 4384 'zext' 'zext_ln748_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4385 [1/1] (0.00ns)   --->   "%lshr_ln748_24 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_334, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4385 'partselect' 'lshr_ln748_24' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4386 [1/2] (2.77ns)   --->   "%sk_load_335 = load i12 %sk_addr_335" [dilithium2/poly.c:749]   --->   Operation 4386 'load' 'sk_load_335' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_166 : Operation 4387 [1/1] (0.00ns)   --->   "%trunc_ln750_25 = trunc i8 %sk_load_335" [dilithium2/poly.c:750]   --->   Operation 4387 'trunc' 'trunc_ln750_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4388 [1/1] (0.00ns)   --->   "%or_ln750_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_25, i6 %lshr_ln748_24" [dilithium2/poly.c:750]   --->   Operation 4388 'bitconcatenate' 'or_ln750_24' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln752_25 = zext i13 %or_ln750_24" [dilithium2/poly.c:752]   --->   Operation 4389 'zext' 'zext_ln752_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4390 [1/1] (1.77ns)   --->   "%add_ln753_25 = add i12 %a_read, i12 330" [dilithium2/poly.c:753]   --->   Operation 4390 'add' 'add_ln753_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4391 [1/1] (0.00ns)   --->   "%zext_ln753_25 = zext i12 %add_ln753_25" [dilithium2/poly.c:753]   --->   Operation 4391 'zext' 'zext_ln753_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4392 [1/1] (0.00ns)   --->   "%sk_addr_336 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_25" [dilithium2/poly.c:753]   --->   Operation 4392 'getelementptr' 'sk_addr_336' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4393 [2/2] (2.77ns)   --->   "%sk_load_336 = load i12 %sk_addr_336" [dilithium2/poly.c:753]   --->   Operation 4393 'load' 'sk_load_336' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_166 : Operation 4394 [1/1] (1.77ns)   --->   "%add_ln754_25 = add i12 %a_read, i12 331" [dilithium2/poly.c:754]   --->   Operation 4394 'add' 'add_ln754_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln754_25 = zext i12 %add_ln754_25" [dilithium2/poly.c:754]   --->   Operation 4395 'zext' 'zext_ln754_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4396 [1/1] (0.00ns)   --->   "%sk_addr_337 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_25" [dilithium2/poly.c:754]   --->   Operation 4396 'getelementptr' 'sk_addr_337' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4397 [2/2] (2.77ns)   --->   "%sk_load_337 = load i12 %sk_addr_337" [dilithium2/poly.c:754]   --->   Operation 4397 'load' 'sk_load_337' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_166 : Operation 4398 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_25 = sub i14 4096, i14 %zext_ln748_25" [dilithium2/poly.c:776]   --->   Operation 4398 'sub' 'sub_ln776_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln776_25 = sext i14 %sub_ln776_25" [dilithium2/poly.c:776]   --->   Operation 4399 'sext' 'sext_ln776_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4400 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_25, i10 %r_addr_201" [dilithium2/poly.c:776]   --->   Operation 4400 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 4401 [1/1] (1.80ns)   --->   "%sub_ln777_25 = sub i14 4096, i14 %zext_ln752_25" [dilithium2/poly.c:777]   --->   Operation 4401 'sub' 'sub_ln777_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln777_25 = sext i14 %sub_ln777_25" [dilithium2/poly.c:777]   --->   Operation 4402 'sext' 'sext_ln777_25' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 4403 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_25, i10 %r_addr_202" [dilithium2/poly.c:777]   --->   Operation 4403 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 167 <SV = 166> <Delay = 7.35>
ST_167 : Operation 4404 [1/1] (0.00ns)   --->   "%or_ln752_25 = or i10 %tmp_s, i10 203" [dilithium2/poly.c:752]   --->   Operation 4404 'or' 'or_ln752_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln752_89 = zext i10 %or_ln752_25" [dilithium2/poly.c:752]   --->   Operation 4405 'zext' 'zext_ln752_89' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4406 [1/1] (0.00ns)   --->   "%r_addr_203 = getelementptr i32 %r, i64 0, i64 %zext_ln752_89" [dilithium2/poly.c:752]   --->   Operation 4406 'getelementptr' 'r_addr_203' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_335, i32 7" [dilithium2/poly.c:752]   --->   Operation 4407 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%zext_ln752_57 = zext i1 %tmp_315" [dilithium2/poly.c:752]   --->   Operation 4408 'zext' 'zext_ln752_57' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4409 [1/2] (2.77ns)   --->   "%sk_load_336 = load i12 %sk_addr_336" [dilithium2/poly.c:753]   --->   Operation 4409 'load' 'sk_load_336' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_167 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%shl_ln753_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_336, i1 0" [dilithium2/poly.c:753]   --->   Operation 4410 'bitconcatenate' 'shl_ln753_24' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4411 [1/2] (2.77ns)   --->   "%sk_load_337 = load i12 %sk_addr_337" [dilithium2/poly.c:754]   --->   Operation 4411 'load' 'sk_load_337' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_167 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%trunc_ln755_25 = trunc i8 %sk_load_337" [dilithium2/poly.c:755]   --->   Operation 4412 'trunc' 'trunc_ln755_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%tmp_316 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_57" [dilithium2/poly.c:755]   --->   Operation 4413 'bitconcatenate' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%or_ln755_55 = or i9 %tmp_316, i9 %shl_ln753_24" [dilithium2/poly.c:755]   --->   Operation 4414 'or' 'or_ln755_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%or_ln755_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_25, i9 %or_ln755_55" [dilithium2/poly.c:755]   --->   Operation 4415 'bitconcatenate' 'or_ln755_24' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_25)   --->   "%zext_ln757_25 = zext i13 %or_ln755_24" [dilithium2/poly.c:757]   --->   Operation 4416 'zext' 'zext_ln757_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4417 [1/1] (1.77ns)   --->   "%add_ln758_25 = add i12 %a_read, i12 332" [dilithium2/poly.c:758]   --->   Operation 4417 'add' 'add_ln758_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4418 [1/1] (0.00ns)   --->   "%zext_ln758_25 = zext i12 %add_ln758_25" [dilithium2/poly.c:758]   --->   Operation 4418 'zext' 'zext_ln758_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4419 [1/1] (0.00ns)   --->   "%sk_addr_338 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_25" [dilithium2/poly.c:758]   --->   Operation 4419 'getelementptr' 'sk_addr_338' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4420 [2/2] (2.77ns)   --->   "%sk_load_338 = load i12 %sk_addr_338" [dilithium2/poly.c:758]   --->   Operation 4420 'load' 'sk_load_338' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_167 : Operation 4421 [1/1] (1.77ns)   --->   "%add_ln759_25 = add i12 %a_read, i12 333" [dilithium2/poly.c:759]   --->   Operation 4421 'add' 'add_ln759_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4422 [1/1] (0.00ns)   --->   "%zext_ln759_25 = zext i12 %add_ln759_25" [dilithium2/poly.c:759]   --->   Operation 4422 'zext' 'zext_ln759_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4423 [1/1] (0.00ns)   --->   "%sk_addr_339 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_25" [dilithium2/poly.c:759]   --->   Operation 4423 'getelementptr' 'sk_addr_339' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4424 [2/2] (2.77ns)   --->   "%sk_load_339 = load i12 %sk_addr_339" [dilithium2/poly.c:759]   --->   Operation 4424 'load' 'sk_load_339' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_167 : Operation 4425 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_25 = sub i14 4096, i14 %zext_ln757_25" [dilithium2/poly.c:778]   --->   Operation 4425 'sub' 'sub_ln778_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln778_25 = sext i14 %sub_ln778_25" [dilithium2/poly.c:778]   --->   Operation 4426 'sext' 'sext_ln778_25' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 4427 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_25, i10 %r_addr_203" [dilithium2/poly.c:778]   --->   Operation 4427 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 168 <SV = 167> <Delay = 7.35>
ST_168 : Operation 4428 [1/1] (0.00ns)   --->   "%or_ln757_25 = or i10 %tmp_s, i10 204" [dilithium2/poly.c:757]   --->   Operation 4428 'or' 'or_ln757_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4429 [1/1] (0.00ns)   --->   "%zext_ln757_89 = zext i10 %or_ln757_25" [dilithium2/poly.c:757]   --->   Operation 4429 'zext' 'zext_ln757_89' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4430 [1/1] (0.00ns)   --->   "%r_addr_204 = getelementptr i32 %r, i64 0, i64 %zext_ln757_89" [dilithium2/poly.c:757]   --->   Operation 4430 'getelementptr' 'r_addr_204' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%lshr_ln757_24 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_337, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4431 'partselect' 'lshr_ln757_24' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%zext_ln757_57 = zext i4 %lshr_ln757_24" [dilithium2/poly.c:757]   --->   Operation 4432 'zext' 'zext_ln757_57' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4433 [1/2] (2.77ns)   --->   "%sk_load_338 = load i12 %sk_addr_338" [dilithium2/poly.c:758]   --->   Operation 4433 'load' 'sk_load_338' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_168 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%trunc_ln758_25 = trunc i8 %sk_load_338" [dilithium2/poly.c:758]   --->   Operation 4434 'trunc' 'trunc_ln758_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4435 [1/2] (2.77ns)   --->   "%sk_load_339 = load i12 %sk_addr_339" [dilithium2/poly.c:759]   --->   Operation 4435 'load' 'sk_load_339' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_168 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%trunc_ln760_25 = trunc i8 %sk_load_339" [dilithium2/poly.c:760]   --->   Operation 4436 'trunc' 'trunc_ln760_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%tmp_317 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_57" [dilithium2/poly.c:760]   --->   Operation 4437 'bitconcatenate' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%tmp_318 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_25, i4 0" [dilithium2/poly.c:760]   --->   Operation 4438 'bitconcatenate' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%or_ln760_55 = or i9 %tmp_318, i9 %tmp_317" [dilithium2/poly.c:760]   --->   Operation 4439 'or' 'or_ln760_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%tmp_319 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_338, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4440 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%or_ln760_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_25, i3 %tmp_319, i9 %or_ln760_55" [dilithium2/poly.c:760]   --->   Operation 4441 'bitconcatenate' 'or_ln760_24' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_25)   --->   "%zext_ln762_25 = zext i13 %or_ln760_24" [dilithium2/poly.c:762]   --->   Operation 4442 'zext' 'zext_ln762_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4443 [1/1] (0.00ns)   --->   "%lshr_ln762_24 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_339, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4443 'partselect' 'lshr_ln762_24' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4444 [1/1] (1.77ns)   --->   "%add_ln763_25 = add i12 %a_read, i12 334" [dilithium2/poly.c:763]   --->   Operation 4444 'add' 'add_ln763_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4445 [1/1] (0.00ns)   --->   "%zext_ln763_25 = zext i12 %add_ln763_25" [dilithium2/poly.c:763]   --->   Operation 4445 'zext' 'zext_ln763_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4446 [1/1] (0.00ns)   --->   "%sk_addr_340 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_25" [dilithium2/poly.c:763]   --->   Operation 4446 'getelementptr' 'sk_addr_340' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4447 [2/2] (2.77ns)   --->   "%sk_load_340 = load i12 %sk_addr_340" [dilithium2/poly.c:763]   --->   Operation 4447 'load' 'sk_load_340' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_168 : Operation 4448 [1/1] (1.77ns)   --->   "%add_ln767_25 = add i12 %a_read, i12 335" [dilithium2/poly.c:767]   --->   Operation 4448 'add' 'add_ln767_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4449 [1/1] (0.00ns)   --->   "%zext_ln767_25 = zext i12 %add_ln767_25" [dilithium2/poly.c:767]   --->   Operation 4449 'zext' 'zext_ln767_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4450 [1/1] (0.00ns)   --->   "%sk_addr_341 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_25" [dilithium2/poly.c:767]   --->   Operation 4450 'getelementptr' 'sk_addr_341' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4451 [2/2] (2.77ns)   --->   "%sk_load_341 = load i12 %sk_addr_341" [dilithium2/poly.c:767]   --->   Operation 4451 'load' 'sk_load_341' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_168 : Operation 4452 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_25 = sub i14 4096, i14 %zext_ln762_25" [dilithium2/poly.c:779]   --->   Operation 4452 'sub' 'sub_ln779_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln779_25 = sext i14 %sub_ln779_25" [dilithium2/poly.c:779]   --->   Operation 4453 'sext' 'sext_ln779_25' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 4454 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_25, i10 %r_addr_204" [dilithium2/poly.c:779]   --->   Operation 4454 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 169 <SV = 168> <Delay = 7.35>
ST_169 : Operation 4455 [1/1] (0.00ns)   --->   "%or_ln762_25 = or i10 %tmp_s, i10 205" [dilithium2/poly.c:762]   --->   Operation 4455 'or' 'or_ln762_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln762_57 = zext i10 %or_ln762_25" [dilithium2/poly.c:762]   --->   Operation 4456 'zext' 'zext_ln762_57' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4457 [1/1] (0.00ns)   --->   "%r_addr_205 = getelementptr i32 %r, i64 0, i64 %zext_ln762_57" [dilithium2/poly.c:762]   --->   Operation 4457 'getelementptr' 'r_addr_205' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4458 [1/2] (2.77ns)   --->   "%sk_load_340 = load i12 %sk_addr_340" [dilithium2/poly.c:763]   --->   Operation 4458 'load' 'sk_load_340' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_169 : Operation 4459 [1/1] (0.00ns)   --->   "%trunc_ln764_25 = trunc i8 %sk_load_340" [dilithium2/poly.c:764]   --->   Operation 4459 'trunc' 'trunc_ln764_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4460 [1/1] (0.00ns)   --->   "%or_ln764_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_25, i7 %lshr_ln762_24" [dilithium2/poly.c:764]   --->   Operation 4460 'bitconcatenate' 'or_ln764_24' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4461 [1/1] (0.00ns)   --->   "%zext_ln766_25 = zext i13 %or_ln764_24" [dilithium2/poly.c:766]   --->   Operation 4461 'zext' 'zext_ln766_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4462 [1/2] (2.77ns)   --->   "%sk_load_341 = load i12 %sk_addr_341" [dilithium2/poly.c:767]   --->   Operation 4462 'load' 'sk_load_341' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_169 : Operation 4463 [1/1] (1.77ns)   --->   "%add_ln768_25 = add i12 %a_read, i12 336" [dilithium2/poly.c:768]   --->   Operation 4463 'add' 'add_ln768_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4464 [1/1] (0.00ns)   --->   "%zext_ln768_25 = zext i12 %add_ln768_25" [dilithium2/poly.c:768]   --->   Operation 4464 'zext' 'zext_ln768_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4465 [1/1] (0.00ns)   --->   "%sk_addr_342 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_25" [dilithium2/poly.c:768]   --->   Operation 4465 'getelementptr' 'sk_addr_342' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4466 [2/2] (2.77ns)   --->   "%sk_load_342 = load i12 %sk_addr_342" [dilithium2/poly.c:768]   --->   Operation 4466 'load' 'sk_load_342' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_169 : Operation 4467 [1/1] (1.77ns)   --->   "%add_ln772_25 = add i12 %a_read, i12 337" [dilithium2/poly.c:772]   --->   Operation 4467 'add' 'add_ln772_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4468 [1/1] (0.00ns)   --->   "%zext_ln772_25 = zext i12 %add_ln772_25" [dilithium2/poly.c:772]   --->   Operation 4468 'zext' 'zext_ln772_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4469 [1/1] (0.00ns)   --->   "%sk_addr_343 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_25" [dilithium2/poly.c:772]   --->   Operation 4469 'getelementptr' 'sk_addr_343' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4470 [2/2] (2.77ns)   --->   "%sk_load_343 = load i12 %sk_addr_343" [dilithium2/poly.c:772]   --->   Operation 4470 'load' 'sk_load_343' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_169 : Operation 4471 [1/1] (1.80ns)   --->   "%sub_ln780_25 = sub i14 4096, i14 %zext_ln766_25" [dilithium2/poly.c:780]   --->   Operation 4471 'sub' 'sub_ln780_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln780_25 = sext i14 %sub_ln780_25" [dilithium2/poly.c:780]   --->   Operation 4472 'sext' 'sext_ln780_25' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 4473 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_25, i10 %r_addr_205" [dilithium2/poly.c:780]   --->   Operation 4473 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 170 <SV = 169> <Delay = 7.35>
ST_170 : Operation 4474 [1/1] (0.00ns)   --->   "%or_ln766_25 = or i10 %tmp_s, i10 206" [dilithium2/poly.c:766]   --->   Operation 4474 'or' 'or_ln766_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln766_89 = zext i10 %or_ln766_25" [dilithium2/poly.c:766]   --->   Operation 4475 'zext' 'zext_ln766_89' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4476 [1/1] (0.00ns)   --->   "%r_addr_206 = getelementptr i32 %r, i64 0, i64 %zext_ln766_89" [dilithium2/poly.c:766]   --->   Operation 4476 'getelementptr' 'r_addr_206' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4477 [1/1] (0.00ns)   --->   "%or_ln771_25 = or i10 %tmp_s, i10 207" [dilithium2/poly.c:771]   --->   Operation 4477 'or' 'or_ln771_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln771_57 = zext i10 %or_ln771_25" [dilithium2/poly.c:771]   --->   Operation 4478 'zext' 'zext_ln771_57' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4479 [1/1] (0.00ns)   --->   "%r_addr_207 = getelementptr i32 %r, i64 0, i64 %zext_ln771_57" [dilithium2/poly.c:771]   --->   Operation 4479 'getelementptr' 'r_addr_207' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%lshr_ln766_24 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_340, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4480 'partselect' 'lshr_ln766_24' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%zext_ln766_57 = zext i2 %lshr_ln766_24" [dilithium2/poly.c:766]   --->   Operation 4481 'zext' 'zext_ln766_57' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%trunc_ln767_25 = trunc i8 %sk_load_341" [dilithium2/poly.c:767]   --->   Operation 4482 'trunc' 'trunc_ln767_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4483 [1/2] (2.77ns)   --->   "%sk_load_342 = load i12 %sk_addr_342" [dilithium2/poly.c:768]   --->   Operation 4483 'load' 'sk_load_342' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_170 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%trunc_ln769_25 = trunc i8 %sk_load_342" [dilithium2/poly.c:769]   --->   Operation 4484 'trunc' 'trunc_ln769_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%tmp_320 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_57" [dilithium2/poly.c:769]   --->   Operation 4485 'bitconcatenate' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%tmp_321 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_25, i2 0" [dilithium2/poly.c:769]   --->   Operation 4486 'bitconcatenate' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%or_ln769_55 = or i9 %tmp_321, i9 %tmp_320" [dilithium2/poly.c:769]   --->   Operation 4487 'or' 'or_ln769_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_341, i32 7" [dilithium2/poly.c:769]   --->   Operation 4488 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%or_ln769_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_25, i1 %tmp_322, i9 %or_ln769_55" [dilithium2/poly.c:769]   --->   Operation 4489 'bitconcatenate' 'or_ln769_24' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_25)   --->   "%zext_ln771_25 = zext i13 %or_ln769_24" [dilithium2/poly.c:771]   --->   Operation 4490 'zext' 'zext_ln771_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4491 [1/1] (0.00ns)   --->   "%lshr_ln771_24 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_342, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4491 'partselect' 'lshr_ln771_24' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4492 [1/2] (2.77ns)   --->   "%sk_load_343 = load i12 %sk_addr_343" [dilithium2/poly.c:772]   --->   Operation 4492 'load' 'sk_load_343' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_170 : Operation 4493 [1/1] (0.00ns)   --->   "%or_ln772_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_343, i5 %lshr_ln771_24" [dilithium2/poly.c:772]   --->   Operation 4493 'bitconcatenate' 'or_ln772_24' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4494 [1/1] (0.00ns)   --->   "%zext_ln775_25 = zext i13 %or_ln772_24" [dilithium2/poly.c:775]   --->   Operation 4494 'zext' 'zext_ln775_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4495 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_25 = sub i14 4096, i14 %zext_ln771_25" [dilithium2/poly.c:781]   --->   Operation 4495 'sub' 'sub_ln781_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln781_25 = sext i14 %sub_ln781_25" [dilithium2/poly.c:781]   --->   Operation 4496 'sext' 'sext_ln781_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4497 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_25, i10 %r_addr_206" [dilithium2/poly.c:781]   --->   Operation 4497 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 4498 [1/1] (1.80ns)   --->   "%sub_ln782_25 = sub i14 4096, i14 %zext_ln775_25" [dilithium2/poly.c:782]   --->   Operation 4498 'sub' 'sub_ln782_25' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln782_25 = sext i14 %sub_ln782_25" [dilithium2/poly.c:782]   --->   Operation 4499 'sext' 'sext_ln782_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4500 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_25, i10 %r_addr_207" [dilithium2/poly.c:782]   --->   Operation 4500 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 4501 [1/1] (1.77ns)   --->   "%add_ln739_25 = add i12 %a_read, i12 338" [dilithium2/poly.c:739]   --->   Operation 4501 'add' 'add_ln739_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4502 [1/1] (0.00ns)   --->   "%zext_ln739_25 = zext i12 %add_ln739_25" [dilithium2/poly.c:739]   --->   Operation 4502 'zext' 'zext_ln739_25' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4503 [1/1] (0.00ns)   --->   "%sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_25" [dilithium2/poly.c:739]   --->   Operation 4503 'getelementptr' 'sk_addr_26' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4504 [2/2] (2.77ns)   --->   "%sk_load_26 = load i12 %sk_addr_26" [dilithium2/poly.c:739]   --->   Operation 4504 'load' 'sk_load_26' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_170 : Operation 4505 [1/1] (1.77ns)   --->   "%add_ln740_26 = add i12 %a_read, i12 339" [dilithium2/poly.c:740]   --->   Operation 4505 'add' 'add_ln740_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4506 [1/1] (0.00ns)   --->   "%zext_ln740_26 = zext i12 %add_ln740_26" [dilithium2/poly.c:740]   --->   Operation 4506 'zext' 'zext_ln740_26' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4507 [1/1] (0.00ns)   --->   "%sk_addr_344 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_26" [dilithium2/poly.c:740]   --->   Operation 4507 'getelementptr' 'sk_addr_344' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 4508 [2/2] (2.77ns)   --->   "%sk_load_344 = load i12 %sk_addr_344" [dilithium2/poly.c:740]   --->   Operation 4508 'load' 'sk_load_344' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 171 <SV = 170> <Delay = 7.35>
ST_171 : Operation 4509 [1/1] (0.00ns)   --->   "%or_ln739_25 = or i10 %tmp_s, i10 208" [dilithium2/poly.c:739]   --->   Operation 4509 'or' 'or_ln739_25' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4510 [1/1] (0.00ns)   --->   "%zext_ln739_57 = zext i10 %or_ln739_25" [dilithium2/poly.c:739]   --->   Operation 4510 'zext' 'zext_ln739_57' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4511 [1/1] (0.00ns)   --->   "%r_addr_208 = getelementptr i32 %r, i64 0, i64 %zext_ln739_57" [dilithium2/poly.c:739]   --->   Operation 4511 'getelementptr' 'r_addr_208' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4512 [1/2] (2.77ns)   --->   "%sk_load_26 = load i12 %sk_addr_26" [dilithium2/poly.c:739]   --->   Operation 4512 'load' 'sk_load_26' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_171 : Operation 4513 [1/2] (2.77ns)   --->   "%sk_load_344 = load i12 %sk_addr_344" [dilithium2/poly.c:740]   --->   Operation 4513 'load' 'sk_load_344' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_171 : Operation 4514 [1/1] (0.00ns)   --->   "%trunc_ln741_26 = trunc i8 %sk_load_344" [dilithium2/poly.c:741]   --->   Operation 4514 'trunc' 'trunc_ln741_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4515 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_26, i8 %sk_load_26" [dilithium2/poly.c:741]   --->   Operation 4515 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4516 [1/1] (0.00ns)   --->   "%zext_ln743_26 = zext i13 %tmp_52" [dilithium2/poly.c:743]   --->   Operation 4516 'zext' 'zext_ln743_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4517 [1/1] (1.77ns)   --->   "%add_ln744_26 = add i12 %a_read, i12 340" [dilithium2/poly.c:744]   --->   Operation 4517 'add' 'add_ln744_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln744_26 = zext i12 %add_ln744_26" [dilithium2/poly.c:744]   --->   Operation 4518 'zext' 'zext_ln744_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4519 [1/1] (0.00ns)   --->   "%sk_addr_345 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_26" [dilithium2/poly.c:744]   --->   Operation 4519 'getelementptr' 'sk_addr_345' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4520 [2/2] (2.77ns)   --->   "%sk_load_345 = load i12 %sk_addr_345" [dilithium2/poly.c:744]   --->   Operation 4520 'load' 'sk_load_345' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_171 : Operation 4521 [1/1] (1.77ns)   --->   "%add_ln745_26 = add i12 %a_read, i12 341" [dilithium2/poly.c:745]   --->   Operation 4521 'add' 'add_ln745_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln745_26 = zext i12 %add_ln745_26" [dilithium2/poly.c:745]   --->   Operation 4522 'zext' 'zext_ln745_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4523 [1/1] (0.00ns)   --->   "%sk_addr_346 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_26" [dilithium2/poly.c:745]   --->   Operation 4523 'getelementptr' 'sk_addr_346' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4524 [2/2] (2.77ns)   --->   "%sk_load_346 = load i12 %sk_addr_346" [dilithium2/poly.c:745]   --->   Operation 4524 'load' 'sk_load_346' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_171 : Operation 4525 [1/1] (1.80ns)   --->   "%sub_ln775_26 = sub i14 4096, i14 %zext_ln743_26" [dilithium2/poly.c:775]   --->   Operation 4525 'sub' 'sub_ln775_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln775_26 = sext i14 %sub_ln775_26" [dilithium2/poly.c:775]   --->   Operation 4526 'sext' 'sext_ln775_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 4527 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_26, i10 %r_addr_208" [dilithium2/poly.c:775]   --->   Operation 4527 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 172 <SV = 171> <Delay = 7.35>
ST_172 : Operation 4528 [1/1] (0.00ns)   --->   "%or_ln743_26 = or i10 %tmp_s, i10 209" [dilithium2/poly.c:743]   --->   Operation 4528 'or' 'or_ln743_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln743_90 = zext i10 %or_ln743_26" [dilithium2/poly.c:743]   --->   Operation 4529 'zext' 'zext_ln743_90' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4530 [1/1] (0.00ns)   --->   "%r_addr_209 = getelementptr i32 %r, i64 0, i64 %zext_ln743_90" [dilithium2/poly.c:743]   --->   Operation 4530 'getelementptr' 'r_addr_209' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%lshr_ln743_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_344, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4531 'partselect' 'lshr_ln743_25' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%zext_ln743_58 = zext i3 %lshr_ln743_25" [dilithium2/poly.c:743]   --->   Operation 4532 'zext' 'zext_ln743_58' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4533 [1/2] (2.77ns)   --->   "%sk_load_345 = load i12 %sk_addr_345" [dilithium2/poly.c:744]   --->   Operation 4533 'load' 'sk_load_345' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_172 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%trunc_ln744_26 = trunc i8 %sk_load_345" [dilithium2/poly.c:744]   --->   Operation 4534 'trunc' 'trunc_ln744_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4535 [1/2] (2.77ns)   --->   "%sk_load_346 = load i12 %sk_addr_346" [dilithium2/poly.c:745]   --->   Operation 4535 'load' 'sk_load_346' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_172 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%trunc_ln746_26 = trunc i8 %sk_load_346" [dilithium2/poly.c:746]   --->   Operation 4536 'trunc' 'trunc_ln746_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%tmp_323 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_58" [dilithium2/poly.c:746]   --->   Operation 4537 'bitconcatenate' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%tmp_324 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_26, i3 0" [dilithium2/poly.c:746]   --->   Operation 4538 'bitconcatenate' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%or_ln746_56 = or i9 %tmp_324, i9 %tmp_323" [dilithium2/poly.c:746]   --->   Operation 4539 'or' 'or_ln746_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%tmp_325 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_345, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4540 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%or_ln746_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_26, i2 %tmp_325, i9 %or_ln746_56" [dilithium2/poly.c:746]   --->   Operation 4541 'bitconcatenate' 'or_ln746_25' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_26)   --->   "%zext_ln748_26 = zext i13 %or_ln746_25" [dilithium2/poly.c:748]   --->   Operation 4542 'zext' 'zext_ln748_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4543 [1/1] (0.00ns)   --->   "%lshr_ln748_25 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_346, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4543 'partselect' 'lshr_ln748_25' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4544 [1/1] (1.77ns)   --->   "%add_ln749_26 = add i12 %a_read, i12 342" [dilithium2/poly.c:749]   --->   Operation 4544 'add' 'add_ln749_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4545 [1/1] (0.00ns)   --->   "%zext_ln749_26 = zext i12 %add_ln749_26" [dilithium2/poly.c:749]   --->   Operation 4545 'zext' 'zext_ln749_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4546 [1/1] (0.00ns)   --->   "%sk_addr_347 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_26" [dilithium2/poly.c:749]   --->   Operation 4546 'getelementptr' 'sk_addr_347' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4547 [2/2] (2.77ns)   --->   "%sk_load_347 = load i12 %sk_addr_347" [dilithium2/poly.c:749]   --->   Operation 4547 'load' 'sk_load_347' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_172 : Operation 4548 [1/1] (1.77ns)   --->   "%add_ln753_26 = add i12 %a_read, i12 343" [dilithium2/poly.c:753]   --->   Operation 4548 'add' 'add_ln753_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4549 [1/1] (0.00ns)   --->   "%zext_ln753_26 = zext i12 %add_ln753_26" [dilithium2/poly.c:753]   --->   Operation 4549 'zext' 'zext_ln753_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4550 [1/1] (0.00ns)   --->   "%sk_addr_348 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_26" [dilithium2/poly.c:753]   --->   Operation 4550 'getelementptr' 'sk_addr_348' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4551 [2/2] (2.77ns)   --->   "%sk_load_348 = load i12 %sk_addr_348" [dilithium2/poly.c:753]   --->   Operation 4551 'load' 'sk_load_348' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_172 : Operation 4552 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_26 = sub i14 4096, i14 %zext_ln748_26" [dilithium2/poly.c:776]   --->   Operation 4552 'sub' 'sub_ln776_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln776_26 = sext i14 %sub_ln776_26" [dilithium2/poly.c:776]   --->   Operation 4553 'sext' 'sext_ln776_26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 4554 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_26, i10 %r_addr_209" [dilithium2/poly.c:776]   --->   Operation 4554 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 173 <SV = 172> <Delay = 7.35>
ST_173 : Operation 4555 [1/1] (0.00ns)   --->   "%or_ln748_26 = or i10 %tmp_s, i10 210" [dilithium2/poly.c:748]   --->   Operation 4555 'or' 'or_ln748_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4556 [1/1] (0.00ns)   --->   "%zext_ln748_58 = zext i10 %or_ln748_26" [dilithium2/poly.c:748]   --->   Operation 4556 'zext' 'zext_ln748_58' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4557 [1/1] (0.00ns)   --->   "%r_addr_210 = getelementptr i32 %r, i64 0, i64 %zext_ln748_58" [dilithium2/poly.c:748]   --->   Operation 4557 'getelementptr' 'r_addr_210' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4558 [1/2] (2.77ns)   --->   "%sk_load_347 = load i12 %sk_addr_347" [dilithium2/poly.c:749]   --->   Operation 4558 'load' 'sk_load_347' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_173 : Operation 4559 [1/1] (0.00ns)   --->   "%trunc_ln750_26 = trunc i8 %sk_load_347" [dilithium2/poly.c:750]   --->   Operation 4559 'trunc' 'trunc_ln750_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4560 [1/1] (0.00ns)   --->   "%or_ln750_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_26, i6 %lshr_ln748_25" [dilithium2/poly.c:750]   --->   Operation 4560 'bitconcatenate' 'or_ln750_25' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4561 [1/1] (0.00ns)   --->   "%zext_ln752_26 = zext i13 %or_ln750_25" [dilithium2/poly.c:752]   --->   Operation 4561 'zext' 'zext_ln752_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4562 [1/2] (2.77ns)   --->   "%sk_load_348 = load i12 %sk_addr_348" [dilithium2/poly.c:753]   --->   Operation 4562 'load' 'sk_load_348' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_173 : Operation 4563 [1/1] (1.77ns)   --->   "%add_ln754_26 = add i12 %a_read, i12 344" [dilithium2/poly.c:754]   --->   Operation 4563 'add' 'add_ln754_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4564 [1/1] (0.00ns)   --->   "%zext_ln754_26 = zext i12 %add_ln754_26" [dilithium2/poly.c:754]   --->   Operation 4564 'zext' 'zext_ln754_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4565 [1/1] (0.00ns)   --->   "%sk_addr_349 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_26" [dilithium2/poly.c:754]   --->   Operation 4565 'getelementptr' 'sk_addr_349' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4566 [2/2] (2.77ns)   --->   "%sk_load_349 = load i12 %sk_addr_349" [dilithium2/poly.c:754]   --->   Operation 4566 'load' 'sk_load_349' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_173 : Operation 4567 [1/1] (1.77ns)   --->   "%add_ln758_26 = add i12 %a_read, i12 345" [dilithium2/poly.c:758]   --->   Operation 4567 'add' 'add_ln758_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4568 [1/1] (0.00ns)   --->   "%zext_ln758_26 = zext i12 %add_ln758_26" [dilithium2/poly.c:758]   --->   Operation 4568 'zext' 'zext_ln758_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4569 [1/1] (0.00ns)   --->   "%sk_addr_350 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_26" [dilithium2/poly.c:758]   --->   Operation 4569 'getelementptr' 'sk_addr_350' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4570 [2/2] (2.77ns)   --->   "%sk_load_350 = load i12 %sk_addr_350" [dilithium2/poly.c:758]   --->   Operation 4570 'load' 'sk_load_350' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_173 : Operation 4571 [1/1] (1.80ns)   --->   "%sub_ln777_26 = sub i14 4096, i14 %zext_ln752_26" [dilithium2/poly.c:777]   --->   Operation 4571 'sub' 'sub_ln777_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln777_26 = sext i14 %sub_ln777_26" [dilithium2/poly.c:777]   --->   Operation 4572 'sext' 'sext_ln777_26' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4573 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_26, i10 %r_addr_210" [dilithium2/poly.c:777]   --->   Operation 4573 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 174 <SV = 173> <Delay = 7.35>
ST_174 : Operation 4574 [1/1] (0.00ns)   --->   "%or_ln752_26 = or i10 %tmp_s, i10 211" [dilithium2/poly.c:752]   --->   Operation 4574 'or' 'or_ln752_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4575 [1/1] (0.00ns)   --->   "%zext_ln752_90 = zext i10 %or_ln752_26" [dilithium2/poly.c:752]   --->   Operation 4575 'zext' 'zext_ln752_90' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4576 [1/1] (0.00ns)   --->   "%r_addr_211 = getelementptr i32 %r, i64 0, i64 %zext_ln752_90" [dilithium2/poly.c:752]   --->   Operation 4576 'getelementptr' 'r_addr_211' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_347, i32 7" [dilithium2/poly.c:752]   --->   Operation 4577 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%zext_ln752_58 = zext i1 %tmp_326" [dilithium2/poly.c:752]   --->   Operation 4578 'zext' 'zext_ln752_58' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%shl_ln753_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_348, i1 0" [dilithium2/poly.c:753]   --->   Operation 4579 'bitconcatenate' 'shl_ln753_25' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4580 [1/2] (2.77ns)   --->   "%sk_load_349 = load i12 %sk_addr_349" [dilithium2/poly.c:754]   --->   Operation 4580 'load' 'sk_load_349' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_174 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%trunc_ln755_26 = trunc i8 %sk_load_349" [dilithium2/poly.c:755]   --->   Operation 4581 'trunc' 'trunc_ln755_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%tmp_327 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_58" [dilithium2/poly.c:755]   --->   Operation 4582 'bitconcatenate' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%or_ln755_56 = or i9 %tmp_327, i9 %shl_ln753_25" [dilithium2/poly.c:755]   --->   Operation 4583 'or' 'or_ln755_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%or_ln755_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_26, i9 %or_ln755_56" [dilithium2/poly.c:755]   --->   Operation 4584 'bitconcatenate' 'or_ln755_25' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_26)   --->   "%zext_ln757_26 = zext i13 %or_ln755_25" [dilithium2/poly.c:757]   --->   Operation 4585 'zext' 'zext_ln757_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4586 [1/2] (2.77ns)   --->   "%sk_load_350 = load i12 %sk_addr_350" [dilithium2/poly.c:758]   --->   Operation 4586 'load' 'sk_load_350' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_174 : Operation 4587 [1/1] (1.77ns)   --->   "%add_ln759_26 = add i12 %a_read, i12 346" [dilithium2/poly.c:759]   --->   Operation 4587 'add' 'add_ln759_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4588 [1/1] (0.00ns)   --->   "%zext_ln759_26 = zext i12 %add_ln759_26" [dilithium2/poly.c:759]   --->   Operation 4588 'zext' 'zext_ln759_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4589 [1/1] (0.00ns)   --->   "%sk_addr_351 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_26" [dilithium2/poly.c:759]   --->   Operation 4589 'getelementptr' 'sk_addr_351' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4590 [2/2] (2.77ns)   --->   "%sk_load_351 = load i12 %sk_addr_351" [dilithium2/poly.c:759]   --->   Operation 4590 'load' 'sk_load_351' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_174 : Operation 4591 [1/1] (1.77ns)   --->   "%add_ln763_26 = add i12 %a_read, i12 347" [dilithium2/poly.c:763]   --->   Operation 4591 'add' 'add_ln763_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4592 [1/1] (0.00ns)   --->   "%zext_ln763_26 = zext i12 %add_ln763_26" [dilithium2/poly.c:763]   --->   Operation 4592 'zext' 'zext_ln763_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4593 [1/1] (0.00ns)   --->   "%sk_addr_352 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_26" [dilithium2/poly.c:763]   --->   Operation 4593 'getelementptr' 'sk_addr_352' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4594 [2/2] (2.77ns)   --->   "%sk_load_352 = load i12 %sk_addr_352" [dilithium2/poly.c:763]   --->   Operation 4594 'load' 'sk_load_352' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_174 : Operation 4595 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_26 = sub i14 4096, i14 %zext_ln757_26" [dilithium2/poly.c:778]   --->   Operation 4595 'sub' 'sub_ln778_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln778_26 = sext i14 %sub_ln778_26" [dilithium2/poly.c:778]   --->   Operation 4596 'sext' 'sext_ln778_26' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4597 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_26, i10 %r_addr_211" [dilithium2/poly.c:778]   --->   Operation 4597 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 175 <SV = 174> <Delay = 7.35>
ST_175 : Operation 4598 [1/1] (0.00ns)   --->   "%or_ln757_26 = or i10 %tmp_s, i10 212" [dilithium2/poly.c:757]   --->   Operation 4598 'or' 'or_ln757_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4599 [1/1] (0.00ns)   --->   "%zext_ln757_90 = zext i10 %or_ln757_26" [dilithium2/poly.c:757]   --->   Operation 4599 'zext' 'zext_ln757_90' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4600 [1/1] (0.00ns)   --->   "%r_addr_212 = getelementptr i32 %r, i64 0, i64 %zext_ln757_90" [dilithium2/poly.c:757]   --->   Operation 4600 'getelementptr' 'r_addr_212' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4601 [1/1] (0.00ns)   --->   "%or_ln762_26 = or i10 %tmp_s, i10 213" [dilithium2/poly.c:762]   --->   Operation 4601 'or' 'or_ln762_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4602 [1/1] (0.00ns)   --->   "%zext_ln762_58 = zext i10 %or_ln762_26" [dilithium2/poly.c:762]   --->   Operation 4602 'zext' 'zext_ln762_58' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4603 [1/1] (0.00ns)   --->   "%r_addr_213 = getelementptr i32 %r, i64 0, i64 %zext_ln762_58" [dilithium2/poly.c:762]   --->   Operation 4603 'getelementptr' 'r_addr_213' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%lshr_ln757_25 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_349, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4604 'partselect' 'lshr_ln757_25' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%zext_ln757_58 = zext i4 %lshr_ln757_25" [dilithium2/poly.c:757]   --->   Operation 4605 'zext' 'zext_ln757_58' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%trunc_ln758_26 = trunc i8 %sk_load_350" [dilithium2/poly.c:758]   --->   Operation 4606 'trunc' 'trunc_ln758_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4607 [1/2] (2.77ns)   --->   "%sk_load_351 = load i12 %sk_addr_351" [dilithium2/poly.c:759]   --->   Operation 4607 'load' 'sk_load_351' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_175 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%trunc_ln760_26 = trunc i8 %sk_load_351" [dilithium2/poly.c:760]   --->   Operation 4608 'trunc' 'trunc_ln760_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%tmp_328 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_58" [dilithium2/poly.c:760]   --->   Operation 4609 'bitconcatenate' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%tmp_329 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_26, i4 0" [dilithium2/poly.c:760]   --->   Operation 4610 'bitconcatenate' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%or_ln760_56 = or i9 %tmp_329, i9 %tmp_328" [dilithium2/poly.c:760]   --->   Operation 4611 'or' 'or_ln760_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%tmp_330 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_350, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4612 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%or_ln760_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_26, i3 %tmp_330, i9 %or_ln760_56" [dilithium2/poly.c:760]   --->   Operation 4613 'bitconcatenate' 'or_ln760_25' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_26)   --->   "%zext_ln762_26 = zext i13 %or_ln760_25" [dilithium2/poly.c:762]   --->   Operation 4614 'zext' 'zext_ln762_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4615 [1/1] (0.00ns)   --->   "%lshr_ln762_25 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_351, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4615 'partselect' 'lshr_ln762_25' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4616 [1/2] (2.77ns)   --->   "%sk_load_352 = load i12 %sk_addr_352" [dilithium2/poly.c:763]   --->   Operation 4616 'load' 'sk_load_352' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_175 : Operation 4617 [1/1] (0.00ns)   --->   "%trunc_ln764_26 = trunc i8 %sk_load_352" [dilithium2/poly.c:764]   --->   Operation 4617 'trunc' 'trunc_ln764_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4618 [1/1] (0.00ns)   --->   "%or_ln764_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_26, i7 %lshr_ln762_25" [dilithium2/poly.c:764]   --->   Operation 4618 'bitconcatenate' 'or_ln764_25' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4619 [1/1] (0.00ns)   --->   "%zext_ln766_26 = zext i13 %or_ln764_25" [dilithium2/poly.c:766]   --->   Operation 4619 'zext' 'zext_ln766_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4620 [1/1] (1.77ns)   --->   "%add_ln767_26 = add i12 %a_read, i12 348" [dilithium2/poly.c:767]   --->   Operation 4620 'add' 'add_ln767_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4621 [1/1] (0.00ns)   --->   "%zext_ln767_26 = zext i12 %add_ln767_26" [dilithium2/poly.c:767]   --->   Operation 4621 'zext' 'zext_ln767_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4622 [1/1] (0.00ns)   --->   "%sk_addr_353 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_26" [dilithium2/poly.c:767]   --->   Operation 4622 'getelementptr' 'sk_addr_353' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4623 [2/2] (2.77ns)   --->   "%sk_load_353 = load i12 %sk_addr_353" [dilithium2/poly.c:767]   --->   Operation 4623 'load' 'sk_load_353' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_175 : Operation 4624 [1/1] (1.77ns)   --->   "%add_ln768_26 = add i12 %a_read, i12 349" [dilithium2/poly.c:768]   --->   Operation 4624 'add' 'add_ln768_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4625 [1/1] (0.00ns)   --->   "%zext_ln768_26 = zext i12 %add_ln768_26" [dilithium2/poly.c:768]   --->   Operation 4625 'zext' 'zext_ln768_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4626 [1/1] (0.00ns)   --->   "%sk_addr_354 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_26" [dilithium2/poly.c:768]   --->   Operation 4626 'getelementptr' 'sk_addr_354' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4627 [2/2] (2.77ns)   --->   "%sk_load_354 = load i12 %sk_addr_354" [dilithium2/poly.c:768]   --->   Operation 4627 'load' 'sk_load_354' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_175 : Operation 4628 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_26 = sub i14 4096, i14 %zext_ln762_26" [dilithium2/poly.c:779]   --->   Operation 4628 'sub' 'sub_ln779_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4629 [1/1] (0.00ns)   --->   "%sext_ln779_26 = sext i14 %sub_ln779_26" [dilithium2/poly.c:779]   --->   Operation 4629 'sext' 'sext_ln779_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4630 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_26, i10 %r_addr_212" [dilithium2/poly.c:779]   --->   Operation 4630 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 4631 [1/1] (1.80ns)   --->   "%sub_ln780_26 = sub i14 4096, i14 %zext_ln766_26" [dilithium2/poly.c:780]   --->   Operation 4631 'sub' 'sub_ln780_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4632 [1/1] (0.00ns)   --->   "%sext_ln780_26 = sext i14 %sub_ln780_26" [dilithium2/poly.c:780]   --->   Operation 4632 'sext' 'sext_ln780_26' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 4633 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_26, i10 %r_addr_213" [dilithium2/poly.c:780]   --->   Operation 4633 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 176 <SV = 175> <Delay = 7.35>
ST_176 : Operation 4634 [1/1] (0.00ns)   --->   "%or_ln766_26 = or i10 %tmp_s, i10 214" [dilithium2/poly.c:766]   --->   Operation 4634 'or' 'or_ln766_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4635 [1/1] (0.00ns)   --->   "%zext_ln766_90 = zext i10 %or_ln766_26" [dilithium2/poly.c:766]   --->   Operation 4635 'zext' 'zext_ln766_90' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4636 [1/1] (0.00ns)   --->   "%r_addr_214 = getelementptr i32 %r, i64 0, i64 %zext_ln766_90" [dilithium2/poly.c:766]   --->   Operation 4636 'getelementptr' 'r_addr_214' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%lshr_ln766_25 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_352, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4637 'partselect' 'lshr_ln766_25' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%zext_ln766_58 = zext i2 %lshr_ln766_25" [dilithium2/poly.c:766]   --->   Operation 4638 'zext' 'zext_ln766_58' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4639 [1/2] (2.77ns)   --->   "%sk_load_353 = load i12 %sk_addr_353" [dilithium2/poly.c:767]   --->   Operation 4639 'load' 'sk_load_353' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_176 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%trunc_ln767_26 = trunc i8 %sk_load_353" [dilithium2/poly.c:767]   --->   Operation 4640 'trunc' 'trunc_ln767_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4641 [1/2] (2.77ns)   --->   "%sk_load_354 = load i12 %sk_addr_354" [dilithium2/poly.c:768]   --->   Operation 4641 'load' 'sk_load_354' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_176 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%trunc_ln769_26 = trunc i8 %sk_load_354" [dilithium2/poly.c:769]   --->   Operation 4642 'trunc' 'trunc_ln769_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%tmp_331 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_58" [dilithium2/poly.c:769]   --->   Operation 4643 'bitconcatenate' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%tmp_332 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_26, i2 0" [dilithium2/poly.c:769]   --->   Operation 4644 'bitconcatenate' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%or_ln769_56 = or i9 %tmp_332, i9 %tmp_331" [dilithium2/poly.c:769]   --->   Operation 4645 'or' 'or_ln769_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_353, i32 7" [dilithium2/poly.c:769]   --->   Operation 4646 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%or_ln769_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_26, i1 %tmp_333, i9 %or_ln769_56" [dilithium2/poly.c:769]   --->   Operation 4647 'bitconcatenate' 'or_ln769_25' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_26)   --->   "%zext_ln771_26 = zext i13 %or_ln769_25" [dilithium2/poly.c:771]   --->   Operation 4648 'zext' 'zext_ln771_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4649 [1/1] (0.00ns)   --->   "%lshr_ln771_25 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_354, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4649 'partselect' 'lshr_ln771_25' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4650 [1/1] (1.77ns)   --->   "%add_ln772_26 = add i12 %a_read, i12 350" [dilithium2/poly.c:772]   --->   Operation 4650 'add' 'add_ln772_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4651 [1/1] (0.00ns)   --->   "%zext_ln772_26 = zext i12 %add_ln772_26" [dilithium2/poly.c:772]   --->   Operation 4651 'zext' 'zext_ln772_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4652 [1/1] (0.00ns)   --->   "%sk_addr_355 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_26" [dilithium2/poly.c:772]   --->   Operation 4652 'getelementptr' 'sk_addr_355' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4653 [2/2] (2.77ns)   --->   "%sk_load_355 = load i12 %sk_addr_355" [dilithium2/poly.c:772]   --->   Operation 4653 'load' 'sk_load_355' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_176 : Operation 4654 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_26 = sub i14 4096, i14 %zext_ln771_26" [dilithium2/poly.c:781]   --->   Operation 4654 'sub' 'sub_ln781_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln781_26 = sext i14 %sub_ln781_26" [dilithium2/poly.c:781]   --->   Operation 4655 'sext' 'sext_ln781_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4656 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_26, i10 %r_addr_214" [dilithium2/poly.c:781]   --->   Operation 4656 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 4657 [1/1] (1.77ns)   --->   "%add_ln739_26 = add i12 %a_read, i12 351" [dilithium2/poly.c:739]   --->   Operation 4657 'add' 'add_ln739_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4658 [1/1] (0.00ns)   --->   "%zext_ln739_26 = zext i12 %add_ln739_26" [dilithium2/poly.c:739]   --->   Operation 4658 'zext' 'zext_ln739_26' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4659 [1/1] (0.00ns)   --->   "%sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_26" [dilithium2/poly.c:739]   --->   Operation 4659 'getelementptr' 'sk_addr_27' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 4660 [2/2] (2.77ns)   --->   "%sk_load_27 = load i12 %sk_addr_27" [dilithium2/poly.c:739]   --->   Operation 4660 'load' 'sk_load_27' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 177 <SV = 176> <Delay = 7.35>
ST_177 : Operation 4661 [1/1] (0.00ns)   --->   "%or_ln771_26 = or i10 %tmp_s, i10 215" [dilithium2/poly.c:771]   --->   Operation 4661 'or' 'or_ln771_26' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4662 [1/1] (0.00ns)   --->   "%zext_ln771_58 = zext i10 %or_ln771_26" [dilithium2/poly.c:771]   --->   Operation 4662 'zext' 'zext_ln771_58' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4663 [1/1] (0.00ns)   --->   "%r_addr_215 = getelementptr i32 %r, i64 0, i64 %zext_ln771_58" [dilithium2/poly.c:771]   --->   Operation 4663 'getelementptr' 'r_addr_215' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4664 [1/2] (2.77ns)   --->   "%sk_load_355 = load i12 %sk_addr_355" [dilithium2/poly.c:772]   --->   Operation 4664 'load' 'sk_load_355' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_177 : Operation 4665 [1/1] (0.00ns)   --->   "%or_ln772_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_355, i5 %lshr_ln771_25" [dilithium2/poly.c:772]   --->   Operation 4665 'bitconcatenate' 'or_ln772_25' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4666 [1/1] (0.00ns)   --->   "%zext_ln775_26 = zext i13 %or_ln772_25" [dilithium2/poly.c:775]   --->   Operation 4666 'zext' 'zext_ln775_26' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4667 [1/1] (1.80ns)   --->   "%sub_ln782_26 = sub i14 4096, i14 %zext_ln775_26" [dilithium2/poly.c:782]   --->   Operation 4667 'sub' 'sub_ln782_26' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln782_26 = sext i14 %sub_ln782_26" [dilithium2/poly.c:782]   --->   Operation 4668 'sext' 'sext_ln782_26' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4669 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_26, i10 %r_addr_215" [dilithium2/poly.c:782]   --->   Operation 4669 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 4670 [1/2] (2.77ns)   --->   "%sk_load_27 = load i12 %sk_addr_27" [dilithium2/poly.c:739]   --->   Operation 4670 'load' 'sk_load_27' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_177 : Operation 4671 [1/1] (1.77ns)   --->   "%add_ln740_27 = add i12 %a_read, i12 352" [dilithium2/poly.c:740]   --->   Operation 4671 'add' 'add_ln740_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4672 [1/1] (0.00ns)   --->   "%zext_ln740_27 = zext i12 %add_ln740_27" [dilithium2/poly.c:740]   --->   Operation 4672 'zext' 'zext_ln740_27' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4673 [1/1] (0.00ns)   --->   "%sk_addr_356 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_27" [dilithium2/poly.c:740]   --->   Operation 4673 'getelementptr' 'sk_addr_356' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4674 [2/2] (2.77ns)   --->   "%sk_load_356 = load i12 %sk_addr_356" [dilithium2/poly.c:740]   --->   Operation 4674 'load' 'sk_load_356' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_177 : Operation 4675 [1/1] (1.77ns)   --->   "%add_ln744_27 = add i12 %a_read, i12 353" [dilithium2/poly.c:744]   --->   Operation 4675 'add' 'add_ln744_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln744_27 = zext i12 %add_ln744_27" [dilithium2/poly.c:744]   --->   Operation 4676 'zext' 'zext_ln744_27' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4677 [1/1] (0.00ns)   --->   "%sk_addr_357 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_27" [dilithium2/poly.c:744]   --->   Operation 4677 'getelementptr' 'sk_addr_357' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4678 [2/2] (2.77ns)   --->   "%sk_load_357 = load i12 %sk_addr_357" [dilithium2/poly.c:744]   --->   Operation 4678 'load' 'sk_load_357' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 178 <SV = 177> <Delay = 7.35>
ST_178 : Operation 4679 [1/1] (0.00ns)   --->   "%or_ln739_26 = or i10 %tmp_s, i10 216" [dilithium2/poly.c:739]   --->   Operation 4679 'or' 'or_ln739_26' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4680 [1/1] (0.00ns)   --->   "%zext_ln739_58 = zext i10 %or_ln739_26" [dilithium2/poly.c:739]   --->   Operation 4680 'zext' 'zext_ln739_58' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4681 [1/1] (0.00ns)   --->   "%r_addr_216 = getelementptr i32 %r, i64 0, i64 %zext_ln739_58" [dilithium2/poly.c:739]   --->   Operation 4681 'getelementptr' 'r_addr_216' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4682 [1/2] (2.77ns)   --->   "%sk_load_356 = load i12 %sk_addr_356" [dilithium2/poly.c:740]   --->   Operation 4682 'load' 'sk_load_356' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_178 : Operation 4683 [1/1] (0.00ns)   --->   "%trunc_ln741_27 = trunc i8 %sk_load_356" [dilithium2/poly.c:741]   --->   Operation 4683 'trunc' 'trunc_ln741_27' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4684 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_27, i8 %sk_load_27" [dilithium2/poly.c:741]   --->   Operation 4684 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4685 [1/1] (0.00ns)   --->   "%zext_ln743_27 = zext i13 %tmp_54" [dilithium2/poly.c:743]   --->   Operation 4685 'zext' 'zext_ln743_27' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4686 [1/2] (2.77ns)   --->   "%sk_load_357 = load i12 %sk_addr_357" [dilithium2/poly.c:744]   --->   Operation 4686 'load' 'sk_load_357' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_178 : Operation 4687 [1/1] (1.77ns)   --->   "%add_ln745_27 = add i12 %a_read, i12 354" [dilithium2/poly.c:745]   --->   Operation 4687 'add' 'add_ln745_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln745_27 = zext i12 %add_ln745_27" [dilithium2/poly.c:745]   --->   Operation 4688 'zext' 'zext_ln745_27' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4689 [1/1] (0.00ns)   --->   "%sk_addr_358 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_27" [dilithium2/poly.c:745]   --->   Operation 4689 'getelementptr' 'sk_addr_358' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4690 [2/2] (2.77ns)   --->   "%sk_load_358 = load i12 %sk_addr_358" [dilithium2/poly.c:745]   --->   Operation 4690 'load' 'sk_load_358' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_178 : Operation 4691 [1/1] (1.77ns)   --->   "%add_ln749_27 = add i12 %a_read, i12 355" [dilithium2/poly.c:749]   --->   Operation 4691 'add' 'add_ln749_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4692 [1/1] (0.00ns)   --->   "%zext_ln749_27 = zext i12 %add_ln749_27" [dilithium2/poly.c:749]   --->   Operation 4692 'zext' 'zext_ln749_27' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4693 [1/1] (0.00ns)   --->   "%sk_addr_359 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_27" [dilithium2/poly.c:749]   --->   Operation 4693 'getelementptr' 'sk_addr_359' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4694 [2/2] (2.77ns)   --->   "%sk_load_359 = load i12 %sk_addr_359" [dilithium2/poly.c:749]   --->   Operation 4694 'load' 'sk_load_359' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_178 : Operation 4695 [1/1] (1.80ns)   --->   "%sub_ln775_27 = sub i14 4096, i14 %zext_ln743_27" [dilithium2/poly.c:775]   --->   Operation 4695 'sub' 'sub_ln775_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln775_27 = sext i14 %sub_ln775_27" [dilithium2/poly.c:775]   --->   Operation 4696 'sext' 'sext_ln775_27' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 4697 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_27, i10 %r_addr_216" [dilithium2/poly.c:775]   --->   Operation 4697 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 179 <SV = 178> <Delay = 7.35>
ST_179 : Operation 4698 [1/1] (0.00ns)   --->   "%or_ln743_27 = or i10 %tmp_s, i10 217" [dilithium2/poly.c:743]   --->   Operation 4698 'or' 'or_ln743_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4699 [1/1] (0.00ns)   --->   "%zext_ln743_91 = zext i10 %or_ln743_27" [dilithium2/poly.c:743]   --->   Operation 4699 'zext' 'zext_ln743_91' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4700 [1/1] (0.00ns)   --->   "%r_addr_217 = getelementptr i32 %r, i64 0, i64 %zext_ln743_91" [dilithium2/poly.c:743]   --->   Operation 4700 'getelementptr' 'r_addr_217' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4701 [1/1] (0.00ns)   --->   "%or_ln748_27 = or i10 %tmp_s, i10 218" [dilithium2/poly.c:748]   --->   Operation 4701 'or' 'or_ln748_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4702 [1/1] (0.00ns)   --->   "%zext_ln748_59 = zext i10 %or_ln748_27" [dilithium2/poly.c:748]   --->   Operation 4702 'zext' 'zext_ln748_59' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4703 [1/1] (0.00ns)   --->   "%r_addr_218 = getelementptr i32 %r, i64 0, i64 %zext_ln748_59" [dilithium2/poly.c:748]   --->   Operation 4703 'getelementptr' 'r_addr_218' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%lshr_ln743_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_356, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4704 'partselect' 'lshr_ln743_26' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%zext_ln743_59 = zext i3 %lshr_ln743_26" [dilithium2/poly.c:743]   --->   Operation 4705 'zext' 'zext_ln743_59' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%trunc_ln744_27 = trunc i8 %sk_load_357" [dilithium2/poly.c:744]   --->   Operation 4706 'trunc' 'trunc_ln744_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4707 [1/2] (2.77ns)   --->   "%sk_load_358 = load i12 %sk_addr_358" [dilithium2/poly.c:745]   --->   Operation 4707 'load' 'sk_load_358' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_179 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%trunc_ln746_27 = trunc i8 %sk_load_358" [dilithium2/poly.c:746]   --->   Operation 4708 'trunc' 'trunc_ln746_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%tmp_334 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_59" [dilithium2/poly.c:746]   --->   Operation 4709 'bitconcatenate' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%tmp_335 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_27, i3 0" [dilithium2/poly.c:746]   --->   Operation 4710 'bitconcatenate' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%or_ln746_57 = or i9 %tmp_335, i9 %tmp_334" [dilithium2/poly.c:746]   --->   Operation 4711 'or' 'or_ln746_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%tmp_336 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_357, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4712 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%or_ln746_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_27, i2 %tmp_336, i9 %or_ln746_57" [dilithium2/poly.c:746]   --->   Operation 4713 'bitconcatenate' 'or_ln746_26' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_27)   --->   "%zext_ln748_27 = zext i13 %or_ln746_26" [dilithium2/poly.c:748]   --->   Operation 4714 'zext' 'zext_ln748_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4715 [1/1] (0.00ns)   --->   "%lshr_ln748_26 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_358, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4715 'partselect' 'lshr_ln748_26' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4716 [1/2] (2.77ns)   --->   "%sk_load_359 = load i12 %sk_addr_359" [dilithium2/poly.c:749]   --->   Operation 4716 'load' 'sk_load_359' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_179 : Operation 4717 [1/1] (0.00ns)   --->   "%trunc_ln750_27 = trunc i8 %sk_load_359" [dilithium2/poly.c:750]   --->   Operation 4717 'trunc' 'trunc_ln750_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4718 [1/1] (0.00ns)   --->   "%or_ln750_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_27, i6 %lshr_ln748_26" [dilithium2/poly.c:750]   --->   Operation 4718 'bitconcatenate' 'or_ln750_26' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4719 [1/1] (0.00ns)   --->   "%zext_ln752_27 = zext i13 %or_ln750_26" [dilithium2/poly.c:752]   --->   Operation 4719 'zext' 'zext_ln752_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4720 [1/1] (1.77ns)   --->   "%add_ln753_27 = add i12 %a_read, i12 356" [dilithium2/poly.c:753]   --->   Operation 4720 'add' 'add_ln753_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4721 [1/1] (0.00ns)   --->   "%zext_ln753_27 = zext i12 %add_ln753_27" [dilithium2/poly.c:753]   --->   Operation 4721 'zext' 'zext_ln753_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4722 [1/1] (0.00ns)   --->   "%sk_addr_360 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_27" [dilithium2/poly.c:753]   --->   Operation 4722 'getelementptr' 'sk_addr_360' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4723 [2/2] (2.77ns)   --->   "%sk_load_360 = load i12 %sk_addr_360" [dilithium2/poly.c:753]   --->   Operation 4723 'load' 'sk_load_360' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_179 : Operation 4724 [1/1] (1.77ns)   --->   "%add_ln754_27 = add i12 %a_read, i12 357" [dilithium2/poly.c:754]   --->   Operation 4724 'add' 'add_ln754_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4725 [1/1] (0.00ns)   --->   "%zext_ln754_27 = zext i12 %add_ln754_27" [dilithium2/poly.c:754]   --->   Operation 4725 'zext' 'zext_ln754_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4726 [1/1] (0.00ns)   --->   "%sk_addr_361 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_27" [dilithium2/poly.c:754]   --->   Operation 4726 'getelementptr' 'sk_addr_361' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4727 [2/2] (2.77ns)   --->   "%sk_load_361 = load i12 %sk_addr_361" [dilithium2/poly.c:754]   --->   Operation 4727 'load' 'sk_load_361' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_179 : Operation 4728 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_27 = sub i14 4096, i14 %zext_ln748_27" [dilithium2/poly.c:776]   --->   Operation 4728 'sub' 'sub_ln776_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4729 [1/1] (0.00ns)   --->   "%sext_ln776_27 = sext i14 %sub_ln776_27" [dilithium2/poly.c:776]   --->   Operation 4729 'sext' 'sext_ln776_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4730 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_27, i10 %r_addr_217" [dilithium2/poly.c:776]   --->   Operation 4730 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 4731 [1/1] (1.80ns)   --->   "%sub_ln777_27 = sub i14 4096, i14 %zext_ln752_27" [dilithium2/poly.c:777]   --->   Operation 4731 'sub' 'sub_ln777_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln777_27 = sext i14 %sub_ln777_27" [dilithium2/poly.c:777]   --->   Operation 4732 'sext' 'sext_ln777_27' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 4733 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_27, i10 %r_addr_218" [dilithium2/poly.c:777]   --->   Operation 4733 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 180 <SV = 179> <Delay = 7.35>
ST_180 : Operation 4734 [1/1] (0.00ns)   --->   "%or_ln752_27 = or i10 %tmp_s, i10 219" [dilithium2/poly.c:752]   --->   Operation 4734 'or' 'or_ln752_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4735 [1/1] (0.00ns)   --->   "%zext_ln752_91 = zext i10 %or_ln752_27" [dilithium2/poly.c:752]   --->   Operation 4735 'zext' 'zext_ln752_91' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4736 [1/1] (0.00ns)   --->   "%r_addr_219 = getelementptr i32 %r, i64 0, i64 %zext_ln752_91" [dilithium2/poly.c:752]   --->   Operation 4736 'getelementptr' 'r_addr_219' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_359, i32 7" [dilithium2/poly.c:752]   --->   Operation 4737 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%zext_ln752_59 = zext i1 %tmp_337" [dilithium2/poly.c:752]   --->   Operation 4738 'zext' 'zext_ln752_59' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4739 [1/2] (2.77ns)   --->   "%sk_load_360 = load i12 %sk_addr_360" [dilithium2/poly.c:753]   --->   Operation 4739 'load' 'sk_load_360' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_180 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%shl_ln753_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_360, i1 0" [dilithium2/poly.c:753]   --->   Operation 4740 'bitconcatenate' 'shl_ln753_26' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4741 [1/2] (2.77ns)   --->   "%sk_load_361 = load i12 %sk_addr_361" [dilithium2/poly.c:754]   --->   Operation 4741 'load' 'sk_load_361' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_180 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%trunc_ln755_27 = trunc i8 %sk_load_361" [dilithium2/poly.c:755]   --->   Operation 4742 'trunc' 'trunc_ln755_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%tmp_338 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_59" [dilithium2/poly.c:755]   --->   Operation 4743 'bitconcatenate' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%or_ln755_57 = or i9 %tmp_338, i9 %shl_ln753_26" [dilithium2/poly.c:755]   --->   Operation 4744 'or' 'or_ln755_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%or_ln755_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_27, i9 %or_ln755_57" [dilithium2/poly.c:755]   --->   Operation 4745 'bitconcatenate' 'or_ln755_26' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_27)   --->   "%zext_ln757_27 = zext i13 %or_ln755_26" [dilithium2/poly.c:757]   --->   Operation 4746 'zext' 'zext_ln757_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4747 [1/1] (1.77ns)   --->   "%add_ln758_27 = add i12 %a_read, i12 358" [dilithium2/poly.c:758]   --->   Operation 4747 'add' 'add_ln758_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4748 [1/1] (0.00ns)   --->   "%zext_ln758_27 = zext i12 %add_ln758_27" [dilithium2/poly.c:758]   --->   Operation 4748 'zext' 'zext_ln758_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4749 [1/1] (0.00ns)   --->   "%sk_addr_362 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_27" [dilithium2/poly.c:758]   --->   Operation 4749 'getelementptr' 'sk_addr_362' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4750 [2/2] (2.77ns)   --->   "%sk_load_362 = load i12 %sk_addr_362" [dilithium2/poly.c:758]   --->   Operation 4750 'load' 'sk_load_362' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_180 : Operation 4751 [1/1] (1.77ns)   --->   "%add_ln759_27 = add i12 %a_read, i12 359" [dilithium2/poly.c:759]   --->   Operation 4751 'add' 'add_ln759_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln759_27 = zext i12 %add_ln759_27" [dilithium2/poly.c:759]   --->   Operation 4752 'zext' 'zext_ln759_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4753 [1/1] (0.00ns)   --->   "%sk_addr_363 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_27" [dilithium2/poly.c:759]   --->   Operation 4753 'getelementptr' 'sk_addr_363' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4754 [2/2] (2.77ns)   --->   "%sk_load_363 = load i12 %sk_addr_363" [dilithium2/poly.c:759]   --->   Operation 4754 'load' 'sk_load_363' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_180 : Operation 4755 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_27 = sub i14 4096, i14 %zext_ln757_27" [dilithium2/poly.c:778]   --->   Operation 4755 'sub' 'sub_ln778_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4756 [1/1] (0.00ns)   --->   "%sext_ln778_27 = sext i14 %sub_ln778_27" [dilithium2/poly.c:778]   --->   Operation 4756 'sext' 'sext_ln778_27' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 4757 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_27, i10 %r_addr_219" [dilithium2/poly.c:778]   --->   Operation 4757 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 181 <SV = 180> <Delay = 7.35>
ST_181 : Operation 4758 [1/1] (0.00ns)   --->   "%or_ln757_27 = or i10 %tmp_s, i10 220" [dilithium2/poly.c:757]   --->   Operation 4758 'or' 'or_ln757_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4759 [1/1] (0.00ns)   --->   "%zext_ln757_91 = zext i10 %or_ln757_27" [dilithium2/poly.c:757]   --->   Operation 4759 'zext' 'zext_ln757_91' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4760 [1/1] (0.00ns)   --->   "%r_addr_220 = getelementptr i32 %r, i64 0, i64 %zext_ln757_91" [dilithium2/poly.c:757]   --->   Operation 4760 'getelementptr' 'r_addr_220' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%lshr_ln757_26 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_361, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4761 'partselect' 'lshr_ln757_26' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%zext_ln757_59 = zext i4 %lshr_ln757_26" [dilithium2/poly.c:757]   --->   Operation 4762 'zext' 'zext_ln757_59' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4763 [1/2] (2.77ns)   --->   "%sk_load_362 = load i12 %sk_addr_362" [dilithium2/poly.c:758]   --->   Operation 4763 'load' 'sk_load_362' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_181 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%trunc_ln758_27 = trunc i8 %sk_load_362" [dilithium2/poly.c:758]   --->   Operation 4764 'trunc' 'trunc_ln758_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4765 [1/2] (2.77ns)   --->   "%sk_load_363 = load i12 %sk_addr_363" [dilithium2/poly.c:759]   --->   Operation 4765 'load' 'sk_load_363' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_181 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%trunc_ln760_27 = trunc i8 %sk_load_363" [dilithium2/poly.c:760]   --->   Operation 4766 'trunc' 'trunc_ln760_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%tmp_339 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_59" [dilithium2/poly.c:760]   --->   Operation 4767 'bitconcatenate' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%tmp_340 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_27, i4 0" [dilithium2/poly.c:760]   --->   Operation 4768 'bitconcatenate' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%or_ln760_57 = or i9 %tmp_340, i9 %tmp_339" [dilithium2/poly.c:760]   --->   Operation 4769 'or' 'or_ln760_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%tmp_341 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_362, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4770 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%or_ln760_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_27, i3 %tmp_341, i9 %or_ln760_57" [dilithium2/poly.c:760]   --->   Operation 4771 'bitconcatenate' 'or_ln760_26' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_27)   --->   "%zext_ln762_27 = zext i13 %or_ln760_26" [dilithium2/poly.c:762]   --->   Operation 4772 'zext' 'zext_ln762_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4773 [1/1] (0.00ns)   --->   "%lshr_ln762_26 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_363, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4773 'partselect' 'lshr_ln762_26' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4774 [1/1] (1.77ns)   --->   "%add_ln763_27 = add i12 %a_read, i12 360" [dilithium2/poly.c:763]   --->   Operation 4774 'add' 'add_ln763_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln763_27 = zext i12 %add_ln763_27" [dilithium2/poly.c:763]   --->   Operation 4775 'zext' 'zext_ln763_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4776 [1/1] (0.00ns)   --->   "%sk_addr_364 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_27" [dilithium2/poly.c:763]   --->   Operation 4776 'getelementptr' 'sk_addr_364' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4777 [2/2] (2.77ns)   --->   "%sk_load_364 = load i12 %sk_addr_364" [dilithium2/poly.c:763]   --->   Operation 4777 'load' 'sk_load_364' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_181 : Operation 4778 [1/1] (1.77ns)   --->   "%add_ln767_27 = add i12 %a_read, i12 361" [dilithium2/poly.c:767]   --->   Operation 4778 'add' 'add_ln767_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 4779 [1/1] (0.00ns)   --->   "%zext_ln767_27 = zext i12 %add_ln767_27" [dilithium2/poly.c:767]   --->   Operation 4779 'zext' 'zext_ln767_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4780 [1/1] (0.00ns)   --->   "%sk_addr_365 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_27" [dilithium2/poly.c:767]   --->   Operation 4780 'getelementptr' 'sk_addr_365' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4781 [2/2] (2.77ns)   --->   "%sk_load_365 = load i12 %sk_addr_365" [dilithium2/poly.c:767]   --->   Operation 4781 'load' 'sk_load_365' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_181 : Operation 4782 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_27 = sub i14 4096, i14 %zext_ln762_27" [dilithium2/poly.c:779]   --->   Operation 4782 'sub' 'sub_ln779_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln779_27 = sext i14 %sub_ln779_27" [dilithium2/poly.c:779]   --->   Operation 4783 'sext' 'sext_ln779_27' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 4784 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_27, i10 %r_addr_220" [dilithium2/poly.c:779]   --->   Operation 4784 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 182 <SV = 181> <Delay = 7.35>
ST_182 : Operation 4785 [1/1] (0.00ns)   --->   "%or_ln762_27 = or i10 %tmp_s, i10 221" [dilithium2/poly.c:762]   --->   Operation 4785 'or' 'or_ln762_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4786 [1/1] (0.00ns)   --->   "%zext_ln762_59 = zext i10 %or_ln762_27" [dilithium2/poly.c:762]   --->   Operation 4786 'zext' 'zext_ln762_59' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4787 [1/1] (0.00ns)   --->   "%r_addr_221 = getelementptr i32 %r, i64 0, i64 %zext_ln762_59" [dilithium2/poly.c:762]   --->   Operation 4787 'getelementptr' 'r_addr_221' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4788 [1/2] (2.77ns)   --->   "%sk_load_364 = load i12 %sk_addr_364" [dilithium2/poly.c:763]   --->   Operation 4788 'load' 'sk_load_364' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_182 : Operation 4789 [1/1] (0.00ns)   --->   "%trunc_ln764_27 = trunc i8 %sk_load_364" [dilithium2/poly.c:764]   --->   Operation 4789 'trunc' 'trunc_ln764_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4790 [1/1] (0.00ns)   --->   "%or_ln764_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_27, i7 %lshr_ln762_26" [dilithium2/poly.c:764]   --->   Operation 4790 'bitconcatenate' 'or_ln764_26' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln766_27 = zext i13 %or_ln764_26" [dilithium2/poly.c:766]   --->   Operation 4791 'zext' 'zext_ln766_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4792 [1/2] (2.77ns)   --->   "%sk_load_365 = load i12 %sk_addr_365" [dilithium2/poly.c:767]   --->   Operation 4792 'load' 'sk_load_365' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_182 : Operation 4793 [1/1] (1.77ns)   --->   "%add_ln768_27 = add i12 %a_read, i12 362" [dilithium2/poly.c:768]   --->   Operation 4793 'add' 'add_ln768_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln768_27 = zext i12 %add_ln768_27" [dilithium2/poly.c:768]   --->   Operation 4794 'zext' 'zext_ln768_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4795 [1/1] (0.00ns)   --->   "%sk_addr_366 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_27" [dilithium2/poly.c:768]   --->   Operation 4795 'getelementptr' 'sk_addr_366' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4796 [2/2] (2.77ns)   --->   "%sk_load_366 = load i12 %sk_addr_366" [dilithium2/poly.c:768]   --->   Operation 4796 'load' 'sk_load_366' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_182 : Operation 4797 [1/1] (1.77ns)   --->   "%add_ln772_27 = add i12 %a_read, i12 363" [dilithium2/poly.c:772]   --->   Operation 4797 'add' 'add_ln772_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln772_27 = zext i12 %add_ln772_27" [dilithium2/poly.c:772]   --->   Operation 4798 'zext' 'zext_ln772_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4799 [1/1] (0.00ns)   --->   "%sk_addr_367 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_27" [dilithium2/poly.c:772]   --->   Operation 4799 'getelementptr' 'sk_addr_367' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4800 [2/2] (2.77ns)   --->   "%sk_load_367 = load i12 %sk_addr_367" [dilithium2/poly.c:772]   --->   Operation 4800 'load' 'sk_load_367' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_182 : Operation 4801 [1/1] (1.80ns)   --->   "%sub_ln780_27 = sub i14 4096, i14 %zext_ln766_27" [dilithium2/poly.c:780]   --->   Operation 4801 'sub' 'sub_ln780_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln780_27 = sext i14 %sub_ln780_27" [dilithium2/poly.c:780]   --->   Operation 4802 'sext' 'sext_ln780_27' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 4803 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_27, i10 %r_addr_221" [dilithium2/poly.c:780]   --->   Operation 4803 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 183 <SV = 182> <Delay = 7.35>
ST_183 : Operation 4804 [1/1] (0.00ns)   --->   "%or_ln766_27 = or i10 %tmp_s, i10 222" [dilithium2/poly.c:766]   --->   Operation 4804 'or' 'or_ln766_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4805 [1/1] (0.00ns)   --->   "%zext_ln766_91 = zext i10 %or_ln766_27" [dilithium2/poly.c:766]   --->   Operation 4805 'zext' 'zext_ln766_91' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4806 [1/1] (0.00ns)   --->   "%r_addr_222 = getelementptr i32 %r, i64 0, i64 %zext_ln766_91" [dilithium2/poly.c:766]   --->   Operation 4806 'getelementptr' 'r_addr_222' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4807 [1/1] (0.00ns)   --->   "%or_ln771_27 = or i10 %tmp_s, i10 223" [dilithium2/poly.c:771]   --->   Operation 4807 'or' 'or_ln771_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4808 [1/1] (0.00ns)   --->   "%zext_ln771_59 = zext i10 %or_ln771_27" [dilithium2/poly.c:771]   --->   Operation 4808 'zext' 'zext_ln771_59' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4809 [1/1] (0.00ns)   --->   "%r_addr_223 = getelementptr i32 %r, i64 0, i64 %zext_ln771_59" [dilithium2/poly.c:771]   --->   Operation 4809 'getelementptr' 'r_addr_223' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%lshr_ln766_26 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_364, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4810 'partselect' 'lshr_ln766_26' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%zext_ln766_59 = zext i2 %lshr_ln766_26" [dilithium2/poly.c:766]   --->   Operation 4811 'zext' 'zext_ln766_59' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%trunc_ln767_27 = trunc i8 %sk_load_365" [dilithium2/poly.c:767]   --->   Operation 4812 'trunc' 'trunc_ln767_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4813 [1/2] (2.77ns)   --->   "%sk_load_366 = load i12 %sk_addr_366" [dilithium2/poly.c:768]   --->   Operation 4813 'load' 'sk_load_366' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_183 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%trunc_ln769_27 = trunc i8 %sk_load_366" [dilithium2/poly.c:769]   --->   Operation 4814 'trunc' 'trunc_ln769_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%tmp_342 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_59" [dilithium2/poly.c:769]   --->   Operation 4815 'bitconcatenate' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%tmp_343 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_27, i2 0" [dilithium2/poly.c:769]   --->   Operation 4816 'bitconcatenate' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%or_ln769_57 = or i9 %tmp_343, i9 %tmp_342" [dilithium2/poly.c:769]   --->   Operation 4817 'or' 'or_ln769_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_365, i32 7" [dilithium2/poly.c:769]   --->   Operation 4818 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%or_ln769_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_27, i1 %tmp_344, i9 %or_ln769_57" [dilithium2/poly.c:769]   --->   Operation 4819 'bitconcatenate' 'or_ln769_26' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_27)   --->   "%zext_ln771_27 = zext i13 %or_ln769_26" [dilithium2/poly.c:771]   --->   Operation 4820 'zext' 'zext_ln771_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4821 [1/1] (0.00ns)   --->   "%lshr_ln771_26 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_366, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4821 'partselect' 'lshr_ln771_26' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4822 [1/2] (2.77ns)   --->   "%sk_load_367 = load i12 %sk_addr_367" [dilithium2/poly.c:772]   --->   Operation 4822 'load' 'sk_load_367' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_183 : Operation 4823 [1/1] (0.00ns)   --->   "%or_ln772_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_367, i5 %lshr_ln771_26" [dilithium2/poly.c:772]   --->   Operation 4823 'bitconcatenate' 'or_ln772_26' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4824 [1/1] (0.00ns)   --->   "%zext_ln775_27 = zext i13 %or_ln772_26" [dilithium2/poly.c:775]   --->   Operation 4824 'zext' 'zext_ln775_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4825 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_27 = sub i14 4096, i14 %zext_ln771_27" [dilithium2/poly.c:781]   --->   Operation 4825 'sub' 'sub_ln781_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln781_27 = sext i14 %sub_ln781_27" [dilithium2/poly.c:781]   --->   Operation 4826 'sext' 'sext_ln781_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4827 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_27, i10 %r_addr_222" [dilithium2/poly.c:781]   --->   Operation 4827 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 4828 [1/1] (1.80ns)   --->   "%sub_ln782_27 = sub i14 4096, i14 %zext_ln775_27" [dilithium2/poly.c:782]   --->   Operation 4828 'sub' 'sub_ln782_27' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln782_27 = sext i14 %sub_ln782_27" [dilithium2/poly.c:782]   --->   Operation 4829 'sext' 'sext_ln782_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4830 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_27, i10 %r_addr_223" [dilithium2/poly.c:782]   --->   Operation 4830 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 4831 [1/1] (1.77ns)   --->   "%add_ln739_27 = add i12 %a_read, i12 364" [dilithium2/poly.c:739]   --->   Operation 4831 'add' 'add_ln739_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln739_27 = zext i12 %add_ln739_27" [dilithium2/poly.c:739]   --->   Operation 4832 'zext' 'zext_ln739_27' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4833 [1/1] (0.00ns)   --->   "%sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_27" [dilithium2/poly.c:739]   --->   Operation 4833 'getelementptr' 'sk_addr_28' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4834 [2/2] (2.77ns)   --->   "%sk_load_28 = load i12 %sk_addr_28" [dilithium2/poly.c:739]   --->   Operation 4834 'load' 'sk_load_28' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_183 : Operation 4835 [1/1] (1.77ns)   --->   "%add_ln740_28 = add i12 %a_read, i12 365" [dilithium2/poly.c:740]   --->   Operation 4835 'add' 'add_ln740_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 4836 [1/1] (0.00ns)   --->   "%zext_ln740_28 = zext i12 %add_ln740_28" [dilithium2/poly.c:740]   --->   Operation 4836 'zext' 'zext_ln740_28' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4837 [1/1] (0.00ns)   --->   "%sk_addr_368 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_28" [dilithium2/poly.c:740]   --->   Operation 4837 'getelementptr' 'sk_addr_368' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 4838 [2/2] (2.77ns)   --->   "%sk_load_368 = load i12 %sk_addr_368" [dilithium2/poly.c:740]   --->   Operation 4838 'load' 'sk_load_368' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 184 <SV = 183> <Delay = 7.35>
ST_184 : Operation 4839 [1/1] (0.00ns)   --->   "%or_ln739_27 = or i10 %tmp_s, i10 224" [dilithium2/poly.c:739]   --->   Operation 4839 'or' 'or_ln739_27' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4840 [1/1] (0.00ns)   --->   "%zext_ln739_59 = zext i10 %or_ln739_27" [dilithium2/poly.c:739]   --->   Operation 4840 'zext' 'zext_ln739_59' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4841 [1/1] (0.00ns)   --->   "%r_addr_224 = getelementptr i32 %r, i64 0, i64 %zext_ln739_59" [dilithium2/poly.c:739]   --->   Operation 4841 'getelementptr' 'r_addr_224' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4842 [1/2] (2.77ns)   --->   "%sk_load_28 = load i12 %sk_addr_28" [dilithium2/poly.c:739]   --->   Operation 4842 'load' 'sk_load_28' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_184 : Operation 4843 [1/2] (2.77ns)   --->   "%sk_load_368 = load i12 %sk_addr_368" [dilithium2/poly.c:740]   --->   Operation 4843 'load' 'sk_load_368' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_184 : Operation 4844 [1/1] (0.00ns)   --->   "%trunc_ln741_28 = trunc i8 %sk_load_368" [dilithium2/poly.c:741]   --->   Operation 4844 'trunc' 'trunc_ln741_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4845 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_28, i8 %sk_load_28" [dilithium2/poly.c:741]   --->   Operation 4845 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4846 [1/1] (0.00ns)   --->   "%zext_ln743_28 = zext i13 %tmp_56" [dilithium2/poly.c:743]   --->   Operation 4846 'zext' 'zext_ln743_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4847 [1/1] (1.77ns)   --->   "%add_ln744_28 = add i12 %a_read, i12 366" [dilithium2/poly.c:744]   --->   Operation 4847 'add' 'add_ln744_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln744_28 = zext i12 %add_ln744_28" [dilithium2/poly.c:744]   --->   Operation 4848 'zext' 'zext_ln744_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4849 [1/1] (0.00ns)   --->   "%sk_addr_369 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_28" [dilithium2/poly.c:744]   --->   Operation 4849 'getelementptr' 'sk_addr_369' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4850 [2/2] (2.77ns)   --->   "%sk_load_369 = load i12 %sk_addr_369" [dilithium2/poly.c:744]   --->   Operation 4850 'load' 'sk_load_369' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_184 : Operation 4851 [1/1] (1.77ns)   --->   "%add_ln745_28 = add i12 %a_read, i12 367" [dilithium2/poly.c:745]   --->   Operation 4851 'add' 'add_ln745_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 4852 [1/1] (0.00ns)   --->   "%zext_ln745_28 = zext i12 %add_ln745_28" [dilithium2/poly.c:745]   --->   Operation 4852 'zext' 'zext_ln745_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4853 [1/1] (0.00ns)   --->   "%sk_addr_370 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_28" [dilithium2/poly.c:745]   --->   Operation 4853 'getelementptr' 'sk_addr_370' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4854 [2/2] (2.77ns)   --->   "%sk_load_370 = load i12 %sk_addr_370" [dilithium2/poly.c:745]   --->   Operation 4854 'load' 'sk_load_370' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_184 : Operation 4855 [1/1] (1.80ns)   --->   "%sub_ln775_28 = sub i14 4096, i14 %zext_ln743_28" [dilithium2/poly.c:775]   --->   Operation 4855 'sub' 'sub_ln775_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln775_28 = sext i14 %sub_ln775_28" [dilithium2/poly.c:775]   --->   Operation 4856 'sext' 'sext_ln775_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 4857 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_28, i10 %r_addr_224" [dilithium2/poly.c:775]   --->   Operation 4857 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 185 <SV = 184> <Delay = 7.35>
ST_185 : Operation 4858 [1/1] (0.00ns)   --->   "%or_ln743_28 = or i10 %tmp_s, i10 225" [dilithium2/poly.c:743]   --->   Operation 4858 'or' 'or_ln743_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln743_92 = zext i10 %or_ln743_28" [dilithium2/poly.c:743]   --->   Operation 4859 'zext' 'zext_ln743_92' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4860 [1/1] (0.00ns)   --->   "%r_addr_225 = getelementptr i32 %r, i64 0, i64 %zext_ln743_92" [dilithium2/poly.c:743]   --->   Operation 4860 'getelementptr' 'r_addr_225' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%lshr_ln743_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_368, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 4861 'partselect' 'lshr_ln743_27' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%zext_ln743_60 = zext i3 %lshr_ln743_27" [dilithium2/poly.c:743]   --->   Operation 4862 'zext' 'zext_ln743_60' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4863 [1/2] (2.77ns)   --->   "%sk_load_369 = load i12 %sk_addr_369" [dilithium2/poly.c:744]   --->   Operation 4863 'load' 'sk_load_369' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_185 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%trunc_ln744_28 = trunc i8 %sk_load_369" [dilithium2/poly.c:744]   --->   Operation 4864 'trunc' 'trunc_ln744_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4865 [1/2] (2.77ns)   --->   "%sk_load_370 = load i12 %sk_addr_370" [dilithium2/poly.c:745]   --->   Operation 4865 'load' 'sk_load_370' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_185 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%trunc_ln746_28 = trunc i8 %sk_load_370" [dilithium2/poly.c:746]   --->   Operation 4866 'trunc' 'trunc_ln746_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%tmp_345 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_60" [dilithium2/poly.c:746]   --->   Operation 4867 'bitconcatenate' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%tmp_346 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_28, i3 0" [dilithium2/poly.c:746]   --->   Operation 4868 'bitconcatenate' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%or_ln746_58 = or i9 %tmp_346, i9 %tmp_345" [dilithium2/poly.c:746]   --->   Operation 4869 'or' 'or_ln746_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%tmp_347 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_369, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 4870 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%or_ln746_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_28, i2 %tmp_347, i9 %or_ln746_58" [dilithium2/poly.c:746]   --->   Operation 4871 'bitconcatenate' 'or_ln746_27' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_28)   --->   "%zext_ln748_28 = zext i13 %or_ln746_27" [dilithium2/poly.c:748]   --->   Operation 4872 'zext' 'zext_ln748_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4873 [1/1] (0.00ns)   --->   "%lshr_ln748_27 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_370, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 4873 'partselect' 'lshr_ln748_27' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4874 [1/1] (1.77ns)   --->   "%add_ln749_28 = add i12 %a_read, i12 368" [dilithium2/poly.c:749]   --->   Operation 4874 'add' 'add_ln749_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 4875 [1/1] (0.00ns)   --->   "%zext_ln749_28 = zext i12 %add_ln749_28" [dilithium2/poly.c:749]   --->   Operation 4875 'zext' 'zext_ln749_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4876 [1/1] (0.00ns)   --->   "%sk_addr_371 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_28" [dilithium2/poly.c:749]   --->   Operation 4876 'getelementptr' 'sk_addr_371' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4877 [2/2] (2.77ns)   --->   "%sk_load_371 = load i12 %sk_addr_371" [dilithium2/poly.c:749]   --->   Operation 4877 'load' 'sk_load_371' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_185 : Operation 4878 [1/1] (1.77ns)   --->   "%add_ln753_28 = add i12 %a_read, i12 369" [dilithium2/poly.c:753]   --->   Operation 4878 'add' 'add_ln753_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 4879 [1/1] (0.00ns)   --->   "%zext_ln753_28 = zext i12 %add_ln753_28" [dilithium2/poly.c:753]   --->   Operation 4879 'zext' 'zext_ln753_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4880 [1/1] (0.00ns)   --->   "%sk_addr_372 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_28" [dilithium2/poly.c:753]   --->   Operation 4880 'getelementptr' 'sk_addr_372' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4881 [2/2] (2.77ns)   --->   "%sk_load_372 = load i12 %sk_addr_372" [dilithium2/poly.c:753]   --->   Operation 4881 'load' 'sk_load_372' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_185 : Operation 4882 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_28 = sub i14 4096, i14 %zext_ln748_28" [dilithium2/poly.c:776]   --->   Operation 4882 'sub' 'sub_ln776_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln776_28 = sext i14 %sub_ln776_28" [dilithium2/poly.c:776]   --->   Operation 4883 'sext' 'sext_ln776_28' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 4884 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_28, i10 %r_addr_225" [dilithium2/poly.c:776]   --->   Operation 4884 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 186 <SV = 185> <Delay = 7.35>
ST_186 : Operation 4885 [1/1] (0.00ns)   --->   "%or_ln748_28 = or i10 %tmp_s, i10 226" [dilithium2/poly.c:748]   --->   Operation 4885 'or' 'or_ln748_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4886 [1/1] (0.00ns)   --->   "%zext_ln748_60 = zext i10 %or_ln748_28" [dilithium2/poly.c:748]   --->   Operation 4886 'zext' 'zext_ln748_60' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4887 [1/1] (0.00ns)   --->   "%r_addr_226 = getelementptr i32 %r, i64 0, i64 %zext_ln748_60" [dilithium2/poly.c:748]   --->   Operation 4887 'getelementptr' 'r_addr_226' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4888 [1/2] (2.77ns)   --->   "%sk_load_371 = load i12 %sk_addr_371" [dilithium2/poly.c:749]   --->   Operation 4888 'load' 'sk_load_371' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_186 : Operation 4889 [1/1] (0.00ns)   --->   "%trunc_ln750_28 = trunc i8 %sk_load_371" [dilithium2/poly.c:750]   --->   Operation 4889 'trunc' 'trunc_ln750_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4890 [1/1] (0.00ns)   --->   "%or_ln750_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_28, i6 %lshr_ln748_27" [dilithium2/poly.c:750]   --->   Operation 4890 'bitconcatenate' 'or_ln750_27' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4891 [1/1] (0.00ns)   --->   "%zext_ln752_28 = zext i13 %or_ln750_27" [dilithium2/poly.c:752]   --->   Operation 4891 'zext' 'zext_ln752_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4892 [1/2] (2.77ns)   --->   "%sk_load_372 = load i12 %sk_addr_372" [dilithium2/poly.c:753]   --->   Operation 4892 'load' 'sk_load_372' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_186 : Operation 4893 [1/1] (1.77ns)   --->   "%add_ln754_28 = add i12 %a_read, i12 370" [dilithium2/poly.c:754]   --->   Operation 4893 'add' 'add_ln754_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 4894 [1/1] (0.00ns)   --->   "%zext_ln754_28 = zext i12 %add_ln754_28" [dilithium2/poly.c:754]   --->   Operation 4894 'zext' 'zext_ln754_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4895 [1/1] (0.00ns)   --->   "%sk_addr_373 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_28" [dilithium2/poly.c:754]   --->   Operation 4895 'getelementptr' 'sk_addr_373' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4896 [2/2] (2.77ns)   --->   "%sk_load_373 = load i12 %sk_addr_373" [dilithium2/poly.c:754]   --->   Operation 4896 'load' 'sk_load_373' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_186 : Operation 4897 [1/1] (1.77ns)   --->   "%add_ln758_28 = add i12 %a_read, i12 371" [dilithium2/poly.c:758]   --->   Operation 4897 'add' 'add_ln758_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln758_28 = zext i12 %add_ln758_28" [dilithium2/poly.c:758]   --->   Operation 4898 'zext' 'zext_ln758_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4899 [1/1] (0.00ns)   --->   "%sk_addr_374 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_28" [dilithium2/poly.c:758]   --->   Operation 4899 'getelementptr' 'sk_addr_374' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4900 [2/2] (2.77ns)   --->   "%sk_load_374 = load i12 %sk_addr_374" [dilithium2/poly.c:758]   --->   Operation 4900 'load' 'sk_load_374' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_186 : Operation 4901 [1/1] (1.80ns)   --->   "%sub_ln777_28 = sub i14 4096, i14 %zext_ln752_28" [dilithium2/poly.c:777]   --->   Operation 4901 'sub' 'sub_ln777_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln777_28 = sext i14 %sub_ln777_28" [dilithium2/poly.c:777]   --->   Operation 4902 'sext' 'sext_ln777_28' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 4903 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_28, i10 %r_addr_226" [dilithium2/poly.c:777]   --->   Operation 4903 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 187 <SV = 186> <Delay = 7.35>
ST_187 : Operation 4904 [1/1] (0.00ns)   --->   "%or_ln752_28 = or i10 %tmp_s, i10 227" [dilithium2/poly.c:752]   --->   Operation 4904 'or' 'or_ln752_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4905 [1/1] (0.00ns)   --->   "%zext_ln752_92 = zext i10 %or_ln752_28" [dilithium2/poly.c:752]   --->   Operation 4905 'zext' 'zext_ln752_92' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4906 [1/1] (0.00ns)   --->   "%r_addr_227 = getelementptr i32 %r, i64 0, i64 %zext_ln752_92" [dilithium2/poly.c:752]   --->   Operation 4906 'getelementptr' 'r_addr_227' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_371, i32 7" [dilithium2/poly.c:752]   --->   Operation 4907 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%zext_ln752_60 = zext i1 %tmp_348" [dilithium2/poly.c:752]   --->   Operation 4908 'zext' 'zext_ln752_60' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%shl_ln753_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_372, i1 0" [dilithium2/poly.c:753]   --->   Operation 4909 'bitconcatenate' 'shl_ln753_27' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4910 [1/2] (2.77ns)   --->   "%sk_load_373 = load i12 %sk_addr_373" [dilithium2/poly.c:754]   --->   Operation 4910 'load' 'sk_load_373' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_187 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%trunc_ln755_28 = trunc i8 %sk_load_373" [dilithium2/poly.c:755]   --->   Operation 4911 'trunc' 'trunc_ln755_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%tmp_349 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_60" [dilithium2/poly.c:755]   --->   Operation 4912 'bitconcatenate' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%or_ln755_58 = or i9 %tmp_349, i9 %shl_ln753_27" [dilithium2/poly.c:755]   --->   Operation 4913 'or' 'or_ln755_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%or_ln755_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_28, i9 %or_ln755_58" [dilithium2/poly.c:755]   --->   Operation 4914 'bitconcatenate' 'or_ln755_27' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_28)   --->   "%zext_ln757_28 = zext i13 %or_ln755_27" [dilithium2/poly.c:757]   --->   Operation 4915 'zext' 'zext_ln757_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4916 [1/2] (2.77ns)   --->   "%sk_load_374 = load i12 %sk_addr_374" [dilithium2/poly.c:758]   --->   Operation 4916 'load' 'sk_load_374' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_187 : Operation 4917 [1/1] (1.77ns)   --->   "%add_ln759_28 = add i12 %a_read, i12 372" [dilithium2/poly.c:759]   --->   Operation 4917 'add' 'add_ln759_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 4918 [1/1] (0.00ns)   --->   "%zext_ln759_28 = zext i12 %add_ln759_28" [dilithium2/poly.c:759]   --->   Operation 4918 'zext' 'zext_ln759_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4919 [1/1] (0.00ns)   --->   "%sk_addr_375 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_28" [dilithium2/poly.c:759]   --->   Operation 4919 'getelementptr' 'sk_addr_375' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4920 [2/2] (2.77ns)   --->   "%sk_load_375 = load i12 %sk_addr_375" [dilithium2/poly.c:759]   --->   Operation 4920 'load' 'sk_load_375' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_187 : Operation 4921 [1/1] (1.77ns)   --->   "%add_ln763_28 = add i12 %a_read, i12 373" [dilithium2/poly.c:763]   --->   Operation 4921 'add' 'add_ln763_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 4922 [1/1] (0.00ns)   --->   "%zext_ln763_28 = zext i12 %add_ln763_28" [dilithium2/poly.c:763]   --->   Operation 4922 'zext' 'zext_ln763_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4923 [1/1] (0.00ns)   --->   "%sk_addr_376 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_28" [dilithium2/poly.c:763]   --->   Operation 4923 'getelementptr' 'sk_addr_376' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4924 [2/2] (2.77ns)   --->   "%sk_load_376 = load i12 %sk_addr_376" [dilithium2/poly.c:763]   --->   Operation 4924 'load' 'sk_load_376' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_187 : Operation 4925 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_28 = sub i14 4096, i14 %zext_ln757_28" [dilithium2/poly.c:778]   --->   Operation 4925 'sub' 'sub_ln778_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 4926 [1/1] (0.00ns)   --->   "%sext_ln778_28 = sext i14 %sub_ln778_28" [dilithium2/poly.c:778]   --->   Operation 4926 'sext' 'sext_ln778_28' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 4927 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_28, i10 %r_addr_227" [dilithium2/poly.c:778]   --->   Operation 4927 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 188 <SV = 187> <Delay = 7.35>
ST_188 : Operation 4928 [1/1] (0.00ns)   --->   "%or_ln757_28 = or i10 %tmp_s, i10 228" [dilithium2/poly.c:757]   --->   Operation 4928 'or' 'or_ln757_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4929 [1/1] (0.00ns)   --->   "%zext_ln757_92 = zext i10 %or_ln757_28" [dilithium2/poly.c:757]   --->   Operation 4929 'zext' 'zext_ln757_92' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4930 [1/1] (0.00ns)   --->   "%r_addr_228 = getelementptr i32 %r, i64 0, i64 %zext_ln757_92" [dilithium2/poly.c:757]   --->   Operation 4930 'getelementptr' 'r_addr_228' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4931 [1/1] (0.00ns)   --->   "%or_ln762_28 = or i10 %tmp_s, i10 229" [dilithium2/poly.c:762]   --->   Operation 4931 'or' 'or_ln762_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4932 [1/1] (0.00ns)   --->   "%zext_ln762_60 = zext i10 %or_ln762_28" [dilithium2/poly.c:762]   --->   Operation 4932 'zext' 'zext_ln762_60' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4933 [1/1] (0.00ns)   --->   "%r_addr_229 = getelementptr i32 %r, i64 0, i64 %zext_ln762_60" [dilithium2/poly.c:762]   --->   Operation 4933 'getelementptr' 'r_addr_229' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%lshr_ln757_27 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_373, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 4934 'partselect' 'lshr_ln757_27' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%zext_ln757_60 = zext i4 %lshr_ln757_27" [dilithium2/poly.c:757]   --->   Operation 4935 'zext' 'zext_ln757_60' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%trunc_ln758_28 = trunc i8 %sk_load_374" [dilithium2/poly.c:758]   --->   Operation 4936 'trunc' 'trunc_ln758_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4937 [1/2] (2.77ns)   --->   "%sk_load_375 = load i12 %sk_addr_375" [dilithium2/poly.c:759]   --->   Operation 4937 'load' 'sk_load_375' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_188 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%trunc_ln760_28 = trunc i8 %sk_load_375" [dilithium2/poly.c:760]   --->   Operation 4938 'trunc' 'trunc_ln760_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%tmp_350 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_60" [dilithium2/poly.c:760]   --->   Operation 4939 'bitconcatenate' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%tmp_351 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_28, i4 0" [dilithium2/poly.c:760]   --->   Operation 4940 'bitconcatenate' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%or_ln760_58 = or i9 %tmp_351, i9 %tmp_350" [dilithium2/poly.c:760]   --->   Operation 4941 'or' 'or_ln760_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%tmp_352 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_374, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 4942 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%or_ln760_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_28, i3 %tmp_352, i9 %or_ln760_58" [dilithium2/poly.c:760]   --->   Operation 4943 'bitconcatenate' 'or_ln760_27' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_28)   --->   "%zext_ln762_28 = zext i13 %or_ln760_27" [dilithium2/poly.c:762]   --->   Operation 4944 'zext' 'zext_ln762_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4945 [1/1] (0.00ns)   --->   "%lshr_ln762_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_375, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 4945 'partselect' 'lshr_ln762_27' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4946 [1/2] (2.77ns)   --->   "%sk_load_376 = load i12 %sk_addr_376" [dilithium2/poly.c:763]   --->   Operation 4946 'load' 'sk_load_376' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_188 : Operation 4947 [1/1] (0.00ns)   --->   "%trunc_ln764_28 = trunc i8 %sk_load_376" [dilithium2/poly.c:764]   --->   Operation 4947 'trunc' 'trunc_ln764_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4948 [1/1] (0.00ns)   --->   "%or_ln764_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_28, i7 %lshr_ln762_27" [dilithium2/poly.c:764]   --->   Operation 4948 'bitconcatenate' 'or_ln764_27' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln766_28 = zext i13 %or_ln764_27" [dilithium2/poly.c:766]   --->   Operation 4949 'zext' 'zext_ln766_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4950 [1/1] (1.77ns)   --->   "%add_ln767_28 = add i12 %a_read, i12 374" [dilithium2/poly.c:767]   --->   Operation 4950 'add' 'add_ln767_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 4951 [1/1] (0.00ns)   --->   "%zext_ln767_28 = zext i12 %add_ln767_28" [dilithium2/poly.c:767]   --->   Operation 4951 'zext' 'zext_ln767_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4952 [1/1] (0.00ns)   --->   "%sk_addr_377 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_28" [dilithium2/poly.c:767]   --->   Operation 4952 'getelementptr' 'sk_addr_377' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4953 [2/2] (2.77ns)   --->   "%sk_load_377 = load i12 %sk_addr_377" [dilithium2/poly.c:767]   --->   Operation 4953 'load' 'sk_load_377' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_188 : Operation 4954 [1/1] (1.77ns)   --->   "%add_ln768_28 = add i12 %a_read, i12 375" [dilithium2/poly.c:768]   --->   Operation 4954 'add' 'add_ln768_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 4955 [1/1] (0.00ns)   --->   "%zext_ln768_28 = zext i12 %add_ln768_28" [dilithium2/poly.c:768]   --->   Operation 4955 'zext' 'zext_ln768_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4956 [1/1] (0.00ns)   --->   "%sk_addr_378 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_28" [dilithium2/poly.c:768]   --->   Operation 4956 'getelementptr' 'sk_addr_378' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4957 [2/2] (2.77ns)   --->   "%sk_load_378 = load i12 %sk_addr_378" [dilithium2/poly.c:768]   --->   Operation 4957 'load' 'sk_load_378' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_188 : Operation 4958 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_28 = sub i14 4096, i14 %zext_ln762_28" [dilithium2/poly.c:779]   --->   Operation 4958 'sub' 'sub_ln779_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln779_28 = sext i14 %sub_ln779_28" [dilithium2/poly.c:779]   --->   Operation 4959 'sext' 'sext_ln779_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4960 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_28, i10 %r_addr_228" [dilithium2/poly.c:779]   --->   Operation 4960 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 4961 [1/1] (1.80ns)   --->   "%sub_ln780_28 = sub i14 4096, i14 %zext_ln766_28" [dilithium2/poly.c:780]   --->   Operation 4961 'sub' 'sub_ln780_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln780_28 = sext i14 %sub_ln780_28" [dilithium2/poly.c:780]   --->   Operation 4962 'sext' 'sext_ln780_28' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 4963 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_28, i10 %r_addr_229" [dilithium2/poly.c:780]   --->   Operation 4963 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 189 <SV = 188> <Delay = 7.35>
ST_189 : Operation 4964 [1/1] (0.00ns)   --->   "%or_ln766_28 = or i10 %tmp_s, i10 230" [dilithium2/poly.c:766]   --->   Operation 4964 'or' 'or_ln766_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4965 [1/1] (0.00ns)   --->   "%zext_ln766_92 = zext i10 %or_ln766_28" [dilithium2/poly.c:766]   --->   Operation 4965 'zext' 'zext_ln766_92' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4966 [1/1] (0.00ns)   --->   "%r_addr_230 = getelementptr i32 %r, i64 0, i64 %zext_ln766_92" [dilithium2/poly.c:766]   --->   Operation 4966 'getelementptr' 'r_addr_230' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%lshr_ln766_27 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_376, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 4967 'partselect' 'lshr_ln766_27' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%zext_ln766_60 = zext i2 %lshr_ln766_27" [dilithium2/poly.c:766]   --->   Operation 4968 'zext' 'zext_ln766_60' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4969 [1/2] (2.77ns)   --->   "%sk_load_377 = load i12 %sk_addr_377" [dilithium2/poly.c:767]   --->   Operation 4969 'load' 'sk_load_377' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_189 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%trunc_ln767_28 = trunc i8 %sk_load_377" [dilithium2/poly.c:767]   --->   Operation 4970 'trunc' 'trunc_ln767_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4971 [1/2] (2.77ns)   --->   "%sk_load_378 = load i12 %sk_addr_378" [dilithium2/poly.c:768]   --->   Operation 4971 'load' 'sk_load_378' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_189 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%trunc_ln769_28 = trunc i8 %sk_load_378" [dilithium2/poly.c:769]   --->   Operation 4972 'trunc' 'trunc_ln769_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%tmp_353 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_60" [dilithium2/poly.c:769]   --->   Operation 4973 'bitconcatenate' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%tmp_354 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_28, i2 0" [dilithium2/poly.c:769]   --->   Operation 4974 'bitconcatenate' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%or_ln769_58 = or i9 %tmp_354, i9 %tmp_353" [dilithium2/poly.c:769]   --->   Operation 4975 'or' 'or_ln769_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_377, i32 7" [dilithium2/poly.c:769]   --->   Operation 4976 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%or_ln769_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_28, i1 %tmp_355, i9 %or_ln769_58" [dilithium2/poly.c:769]   --->   Operation 4977 'bitconcatenate' 'or_ln769_27' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_28)   --->   "%zext_ln771_28 = zext i13 %or_ln769_27" [dilithium2/poly.c:771]   --->   Operation 4978 'zext' 'zext_ln771_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4979 [1/1] (0.00ns)   --->   "%lshr_ln771_27 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_378, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 4979 'partselect' 'lshr_ln771_27' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4980 [1/1] (1.77ns)   --->   "%add_ln772_28 = add i12 %a_read, i12 376" [dilithium2/poly.c:772]   --->   Operation 4980 'add' 'add_ln772_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 4981 [1/1] (0.00ns)   --->   "%zext_ln772_28 = zext i12 %add_ln772_28" [dilithium2/poly.c:772]   --->   Operation 4981 'zext' 'zext_ln772_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4982 [1/1] (0.00ns)   --->   "%sk_addr_379 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_28" [dilithium2/poly.c:772]   --->   Operation 4982 'getelementptr' 'sk_addr_379' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4983 [2/2] (2.77ns)   --->   "%sk_load_379 = load i12 %sk_addr_379" [dilithium2/poly.c:772]   --->   Operation 4983 'load' 'sk_load_379' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_189 : Operation 4984 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_28 = sub i14 4096, i14 %zext_ln771_28" [dilithium2/poly.c:781]   --->   Operation 4984 'sub' 'sub_ln781_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 4985 [1/1] (0.00ns)   --->   "%sext_ln781_28 = sext i14 %sub_ln781_28" [dilithium2/poly.c:781]   --->   Operation 4985 'sext' 'sext_ln781_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4986 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_28, i10 %r_addr_230" [dilithium2/poly.c:781]   --->   Operation 4986 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 4987 [1/1] (1.77ns)   --->   "%add_ln739_28 = add i12 %a_read, i12 377" [dilithium2/poly.c:739]   --->   Operation 4987 'add' 'add_ln739_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 4988 [1/1] (0.00ns)   --->   "%zext_ln739_28 = zext i12 %add_ln739_28" [dilithium2/poly.c:739]   --->   Operation 4988 'zext' 'zext_ln739_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4989 [1/1] (0.00ns)   --->   "%sk_addr_29 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_28" [dilithium2/poly.c:739]   --->   Operation 4989 'getelementptr' 'sk_addr_29' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 4990 [2/2] (2.77ns)   --->   "%sk_load_29 = load i12 %sk_addr_29" [dilithium2/poly.c:739]   --->   Operation 4990 'load' 'sk_load_29' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 190 <SV = 189> <Delay = 7.35>
ST_190 : Operation 4991 [1/1] (0.00ns)   --->   "%or_ln771_28 = or i10 %tmp_s, i10 231" [dilithium2/poly.c:771]   --->   Operation 4991 'or' 'or_ln771_28' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4992 [1/1] (0.00ns)   --->   "%zext_ln771_60 = zext i10 %or_ln771_28" [dilithium2/poly.c:771]   --->   Operation 4992 'zext' 'zext_ln771_60' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4993 [1/1] (0.00ns)   --->   "%r_addr_231 = getelementptr i32 %r, i64 0, i64 %zext_ln771_60" [dilithium2/poly.c:771]   --->   Operation 4993 'getelementptr' 'r_addr_231' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4994 [1/2] (2.77ns)   --->   "%sk_load_379 = load i12 %sk_addr_379" [dilithium2/poly.c:772]   --->   Operation 4994 'load' 'sk_load_379' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_190 : Operation 4995 [1/1] (0.00ns)   --->   "%or_ln772_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_379, i5 %lshr_ln771_27" [dilithium2/poly.c:772]   --->   Operation 4995 'bitconcatenate' 'or_ln772_27' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4996 [1/1] (0.00ns)   --->   "%zext_ln775_28 = zext i13 %or_ln772_27" [dilithium2/poly.c:775]   --->   Operation 4996 'zext' 'zext_ln775_28' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4997 [1/1] (1.80ns)   --->   "%sub_ln782_28 = sub i14 4096, i14 %zext_ln775_28" [dilithium2/poly.c:782]   --->   Operation 4997 'sub' 'sub_ln782_28' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln782_28 = sext i14 %sub_ln782_28" [dilithium2/poly.c:782]   --->   Operation 4998 'sext' 'sext_ln782_28' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 4999 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_28, i10 %r_addr_231" [dilithium2/poly.c:782]   --->   Operation 4999 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 5000 [1/2] (2.77ns)   --->   "%sk_load_29 = load i12 %sk_addr_29" [dilithium2/poly.c:739]   --->   Operation 5000 'load' 'sk_load_29' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_190 : Operation 5001 [1/1] (1.77ns)   --->   "%add_ln740_29 = add i12 %a_read, i12 378" [dilithium2/poly.c:740]   --->   Operation 5001 'add' 'add_ln740_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5002 [1/1] (0.00ns)   --->   "%zext_ln740_29 = zext i12 %add_ln740_29" [dilithium2/poly.c:740]   --->   Operation 5002 'zext' 'zext_ln740_29' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 5003 [1/1] (0.00ns)   --->   "%sk_addr_380 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_29" [dilithium2/poly.c:740]   --->   Operation 5003 'getelementptr' 'sk_addr_380' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 5004 [2/2] (2.77ns)   --->   "%sk_load_380 = load i12 %sk_addr_380" [dilithium2/poly.c:740]   --->   Operation 5004 'load' 'sk_load_380' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_190 : Operation 5005 [1/1] (1.77ns)   --->   "%add_ln744_29 = add i12 %a_read, i12 379" [dilithium2/poly.c:744]   --->   Operation 5005 'add' 'add_ln744_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5006 [1/1] (0.00ns)   --->   "%zext_ln744_29 = zext i12 %add_ln744_29" [dilithium2/poly.c:744]   --->   Operation 5006 'zext' 'zext_ln744_29' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 5007 [1/1] (0.00ns)   --->   "%sk_addr_381 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_29" [dilithium2/poly.c:744]   --->   Operation 5007 'getelementptr' 'sk_addr_381' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 5008 [2/2] (2.77ns)   --->   "%sk_load_381 = load i12 %sk_addr_381" [dilithium2/poly.c:744]   --->   Operation 5008 'load' 'sk_load_381' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 191 <SV = 190> <Delay = 7.35>
ST_191 : Operation 5009 [1/1] (0.00ns)   --->   "%or_ln739_28 = or i10 %tmp_s, i10 232" [dilithium2/poly.c:739]   --->   Operation 5009 'or' 'or_ln739_28' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln739_60 = zext i10 %or_ln739_28" [dilithium2/poly.c:739]   --->   Operation 5010 'zext' 'zext_ln739_60' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5011 [1/1] (0.00ns)   --->   "%r_addr_232 = getelementptr i32 %r, i64 0, i64 %zext_ln739_60" [dilithium2/poly.c:739]   --->   Operation 5011 'getelementptr' 'r_addr_232' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5012 [1/2] (2.77ns)   --->   "%sk_load_380 = load i12 %sk_addr_380" [dilithium2/poly.c:740]   --->   Operation 5012 'load' 'sk_load_380' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_191 : Operation 5013 [1/1] (0.00ns)   --->   "%trunc_ln741_29 = trunc i8 %sk_load_380" [dilithium2/poly.c:741]   --->   Operation 5013 'trunc' 'trunc_ln741_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5014 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_29, i8 %sk_load_29" [dilithium2/poly.c:741]   --->   Operation 5014 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5015 [1/1] (0.00ns)   --->   "%zext_ln743_29 = zext i13 %tmp_58" [dilithium2/poly.c:743]   --->   Operation 5015 'zext' 'zext_ln743_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5016 [1/2] (2.77ns)   --->   "%sk_load_381 = load i12 %sk_addr_381" [dilithium2/poly.c:744]   --->   Operation 5016 'load' 'sk_load_381' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_191 : Operation 5017 [1/1] (1.77ns)   --->   "%add_ln745_29 = add i12 %a_read, i12 380" [dilithium2/poly.c:745]   --->   Operation 5017 'add' 'add_ln745_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5018 [1/1] (0.00ns)   --->   "%zext_ln745_29 = zext i12 %add_ln745_29" [dilithium2/poly.c:745]   --->   Operation 5018 'zext' 'zext_ln745_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5019 [1/1] (0.00ns)   --->   "%sk_addr_382 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_29" [dilithium2/poly.c:745]   --->   Operation 5019 'getelementptr' 'sk_addr_382' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5020 [2/2] (2.77ns)   --->   "%sk_load_382 = load i12 %sk_addr_382" [dilithium2/poly.c:745]   --->   Operation 5020 'load' 'sk_load_382' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_191 : Operation 5021 [1/1] (1.77ns)   --->   "%add_ln749_29 = add i12 %a_read, i12 381" [dilithium2/poly.c:749]   --->   Operation 5021 'add' 'add_ln749_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5022 [1/1] (0.00ns)   --->   "%zext_ln749_29 = zext i12 %add_ln749_29" [dilithium2/poly.c:749]   --->   Operation 5022 'zext' 'zext_ln749_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5023 [1/1] (0.00ns)   --->   "%sk_addr_383 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_29" [dilithium2/poly.c:749]   --->   Operation 5023 'getelementptr' 'sk_addr_383' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5024 [2/2] (2.77ns)   --->   "%sk_load_383 = load i12 %sk_addr_383" [dilithium2/poly.c:749]   --->   Operation 5024 'load' 'sk_load_383' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_191 : Operation 5025 [1/1] (1.80ns)   --->   "%sub_ln775_29 = sub i14 4096, i14 %zext_ln743_29" [dilithium2/poly.c:775]   --->   Operation 5025 'sub' 'sub_ln775_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln775_29 = sext i14 %sub_ln775_29" [dilithium2/poly.c:775]   --->   Operation 5026 'sext' 'sext_ln775_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 5027 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_29, i10 %r_addr_232" [dilithium2/poly.c:775]   --->   Operation 5027 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 192 <SV = 191> <Delay = 7.35>
ST_192 : Operation 5028 [1/1] (0.00ns)   --->   "%or_ln743_29 = or i10 %tmp_s, i10 233" [dilithium2/poly.c:743]   --->   Operation 5028 'or' 'or_ln743_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5029 [1/1] (0.00ns)   --->   "%zext_ln743_93 = zext i10 %or_ln743_29" [dilithium2/poly.c:743]   --->   Operation 5029 'zext' 'zext_ln743_93' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5030 [1/1] (0.00ns)   --->   "%r_addr_233 = getelementptr i32 %r, i64 0, i64 %zext_ln743_93" [dilithium2/poly.c:743]   --->   Operation 5030 'getelementptr' 'r_addr_233' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5031 [1/1] (0.00ns)   --->   "%or_ln748_29 = or i10 %tmp_s, i10 234" [dilithium2/poly.c:748]   --->   Operation 5031 'or' 'or_ln748_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5032 [1/1] (0.00ns)   --->   "%zext_ln748_61 = zext i10 %or_ln748_29" [dilithium2/poly.c:748]   --->   Operation 5032 'zext' 'zext_ln748_61' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5033 [1/1] (0.00ns)   --->   "%r_addr_234 = getelementptr i32 %r, i64 0, i64 %zext_ln748_61" [dilithium2/poly.c:748]   --->   Operation 5033 'getelementptr' 'r_addr_234' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%lshr_ln743_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_380, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 5034 'partselect' 'lshr_ln743_28' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%zext_ln743_61 = zext i3 %lshr_ln743_28" [dilithium2/poly.c:743]   --->   Operation 5035 'zext' 'zext_ln743_61' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%trunc_ln744_29 = trunc i8 %sk_load_381" [dilithium2/poly.c:744]   --->   Operation 5036 'trunc' 'trunc_ln744_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5037 [1/2] (2.77ns)   --->   "%sk_load_382 = load i12 %sk_addr_382" [dilithium2/poly.c:745]   --->   Operation 5037 'load' 'sk_load_382' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_192 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%trunc_ln746_29 = trunc i8 %sk_load_382" [dilithium2/poly.c:746]   --->   Operation 5038 'trunc' 'trunc_ln746_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%tmp_356 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_61" [dilithium2/poly.c:746]   --->   Operation 5039 'bitconcatenate' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%tmp_357 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_29, i3 0" [dilithium2/poly.c:746]   --->   Operation 5040 'bitconcatenate' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%or_ln746_59 = or i9 %tmp_357, i9 %tmp_356" [dilithium2/poly.c:746]   --->   Operation 5041 'or' 'or_ln746_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%tmp_358 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_381, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 5042 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%or_ln746_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_29, i2 %tmp_358, i9 %or_ln746_59" [dilithium2/poly.c:746]   --->   Operation 5043 'bitconcatenate' 'or_ln746_28' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_29)   --->   "%zext_ln748_29 = zext i13 %or_ln746_28" [dilithium2/poly.c:748]   --->   Operation 5044 'zext' 'zext_ln748_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5045 [1/1] (0.00ns)   --->   "%lshr_ln748_28 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_382, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 5045 'partselect' 'lshr_ln748_28' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5046 [1/2] (2.77ns)   --->   "%sk_load_383 = load i12 %sk_addr_383" [dilithium2/poly.c:749]   --->   Operation 5046 'load' 'sk_load_383' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_192 : Operation 5047 [1/1] (0.00ns)   --->   "%trunc_ln750_29 = trunc i8 %sk_load_383" [dilithium2/poly.c:750]   --->   Operation 5047 'trunc' 'trunc_ln750_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5048 [1/1] (0.00ns)   --->   "%or_ln750_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_29, i6 %lshr_ln748_28" [dilithium2/poly.c:750]   --->   Operation 5048 'bitconcatenate' 'or_ln750_28' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5049 [1/1] (0.00ns)   --->   "%zext_ln752_29 = zext i13 %or_ln750_28" [dilithium2/poly.c:752]   --->   Operation 5049 'zext' 'zext_ln752_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5050 [1/1] (1.77ns)   --->   "%add_ln753_29 = add i12 %a_read, i12 382" [dilithium2/poly.c:753]   --->   Operation 5050 'add' 'add_ln753_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5051 [1/1] (0.00ns)   --->   "%zext_ln753_29 = zext i12 %add_ln753_29" [dilithium2/poly.c:753]   --->   Operation 5051 'zext' 'zext_ln753_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5052 [1/1] (0.00ns)   --->   "%sk_addr_384 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_29" [dilithium2/poly.c:753]   --->   Operation 5052 'getelementptr' 'sk_addr_384' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5053 [2/2] (2.77ns)   --->   "%sk_load_384 = load i12 %sk_addr_384" [dilithium2/poly.c:753]   --->   Operation 5053 'load' 'sk_load_384' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_192 : Operation 5054 [1/1] (1.77ns)   --->   "%add_ln754_29 = add i12 %a_read, i12 383" [dilithium2/poly.c:754]   --->   Operation 5054 'add' 'add_ln754_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5055 [1/1] (0.00ns)   --->   "%zext_ln754_29 = zext i12 %add_ln754_29" [dilithium2/poly.c:754]   --->   Operation 5055 'zext' 'zext_ln754_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5056 [1/1] (0.00ns)   --->   "%sk_addr_385 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_29" [dilithium2/poly.c:754]   --->   Operation 5056 'getelementptr' 'sk_addr_385' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5057 [2/2] (2.77ns)   --->   "%sk_load_385 = load i12 %sk_addr_385" [dilithium2/poly.c:754]   --->   Operation 5057 'load' 'sk_load_385' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_192 : Operation 5058 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_29 = sub i14 4096, i14 %zext_ln748_29" [dilithium2/poly.c:776]   --->   Operation 5058 'sub' 'sub_ln776_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5059 [1/1] (0.00ns)   --->   "%sext_ln776_29 = sext i14 %sub_ln776_29" [dilithium2/poly.c:776]   --->   Operation 5059 'sext' 'sext_ln776_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5060 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_29, i10 %r_addr_233" [dilithium2/poly.c:776]   --->   Operation 5060 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 5061 [1/1] (1.80ns)   --->   "%sub_ln777_29 = sub i14 4096, i14 %zext_ln752_29" [dilithium2/poly.c:777]   --->   Operation 5061 'sub' 'sub_ln777_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln777_29 = sext i14 %sub_ln777_29" [dilithium2/poly.c:777]   --->   Operation 5062 'sext' 'sext_ln777_29' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 5063 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_29, i10 %r_addr_234" [dilithium2/poly.c:777]   --->   Operation 5063 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 193 <SV = 192> <Delay = 7.35>
ST_193 : Operation 5064 [1/1] (0.00ns)   --->   "%or_ln752_29 = or i10 %tmp_s, i10 235" [dilithium2/poly.c:752]   --->   Operation 5064 'or' 'or_ln752_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5065 [1/1] (0.00ns)   --->   "%zext_ln752_93 = zext i10 %or_ln752_29" [dilithium2/poly.c:752]   --->   Operation 5065 'zext' 'zext_ln752_93' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5066 [1/1] (0.00ns)   --->   "%r_addr_235 = getelementptr i32 %r, i64 0, i64 %zext_ln752_93" [dilithium2/poly.c:752]   --->   Operation 5066 'getelementptr' 'r_addr_235' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_383, i32 7" [dilithium2/poly.c:752]   --->   Operation 5067 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%zext_ln752_61 = zext i1 %tmp_359" [dilithium2/poly.c:752]   --->   Operation 5068 'zext' 'zext_ln752_61' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5069 [1/2] (2.77ns)   --->   "%sk_load_384 = load i12 %sk_addr_384" [dilithium2/poly.c:753]   --->   Operation 5069 'load' 'sk_load_384' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_193 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%shl_ln753_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_384, i1 0" [dilithium2/poly.c:753]   --->   Operation 5070 'bitconcatenate' 'shl_ln753_28' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5071 [1/2] (2.77ns)   --->   "%sk_load_385 = load i12 %sk_addr_385" [dilithium2/poly.c:754]   --->   Operation 5071 'load' 'sk_load_385' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_193 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%trunc_ln755_29 = trunc i8 %sk_load_385" [dilithium2/poly.c:755]   --->   Operation 5072 'trunc' 'trunc_ln755_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%tmp_360 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_61" [dilithium2/poly.c:755]   --->   Operation 5073 'bitconcatenate' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%or_ln755_59 = or i9 %tmp_360, i9 %shl_ln753_28" [dilithium2/poly.c:755]   --->   Operation 5074 'or' 'or_ln755_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%or_ln755_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_29, i9 %or_ln755_59" [dilithium2/poly.c:755]   --->   Operation 5075 'bitconcatenate' 'or_ln755_28' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_29)   --->   "%zext_ln757_29 = zext i13 %or_ln755_28" [dilithium2/poly.c:757]   --->   Operation 5076 'zext' 'zext_ln757_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5077 [1/1] (1.77ns)   --->   "%add_ln758_29 = add i12 %a_read, i12 384" [dilithium2/poly.c:758]   --->   Operation 5077 'add' 'add_ln758_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5078 [1/1] (0.00ns)   --->   "%zext_ln758_29 = zext i12 %add_ln758_29" [dilithium2/poly.c:758]   --->   Operation 5078 'zext' 'zext_ln758_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5079 [1/1] (0.00ns)   --->   "%sk_addr_386 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_29" [dilithium2/poly.c:758]   --->   Operation 5079 'getelementptr' 'sk_addr_386' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5080 [2/2] (2.77ns)   --->   "%sk_load_386 = load i12 %sk_addr_386" [dilithium2/poly.c:758]   --->   Operation 5080 'load' 'sk_load_386' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_193 : Operation 5081 [1/1] (1.77ns)   --->   "%add_ln759_29 = add i12 %a_read, i12 385" [dilithium2/poly.c:759]   --->   Operation 5081 'add' 'add_ln759_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5082 [1/1] (0.00ns)   --->   "%zext_ln759_29 = zext i12 %add_ln759_29" [dilithium2/poly.c:759]   --->   Operation 5082 'zext' 'zext_ln759_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5083 [1/1] (0.00ns)   --->   "%sk_addr_387 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_29" [dilithium2/poly.c:759]   --->   Operation 5083 'getelementptr' 'sk_addr_387' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5084 [2/2] (2.77ns)   --->   "%sk_load_387 = load i12 %sk_addr_387" [dilithium2/poly.c:759]   --->   Operation 5084 'load' 'sk_load_387' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_193 : Operation 5085 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_29 = sub i14 4096, i14 %zext_ln757_29" [dilithium2/poly.c:778]   --->   Operation 5085 'sub' 'sub_ln778_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln778_29 = sext i14 %sub_ln778_29" [dilithium2/poly.c:778]   --->   Operation 5086 'sext' 'sext_ln778_29' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 5087 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_29, i10 %r_addr_235" [dilithium2/poly.c:778]   --->   Operation 5087 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 194 <SV = 193> <Delay = 7.35>
ST_194 : Operation 5088 [1/1] (0.00ns)   --->   "%or_ln757_29 = or i10 %tmp_s, i10 236" [dilithium2/poly.c:757]   --->   Operation 5088 'or' 'or_ln757_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5089 [1/1] (0.00ns)   --->   "%zext_ln757_93 = zext i10 %or_ln757_29" [dilithium2/poly.c:757]   --->   Operation 5089 'zext' 'zext_ln757_93' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5090 [1/1] (0.00ns)   --->   "%r_addr_236 = getelementptr i32 %r, i64 0, i64 %zext_ln757_93" [dilithium2/poly.c:757]   --->   Operation 5090 'getelementptr' 'r_addr_236' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%lshr_ln757_28 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_385, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 5091 'partselect' 'lshr_ln757_28' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%zext_ln757_61 = zext i4 %lshr_ln757_28" [dilithium2/poly.c:757]   --->   Operation 5092 'zext' 'zext_ln757_61' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5093 [1/2] (2.77ns)   --->   "%sk_load_386 = load i12 %sk_addr_386" [dilithium2/poly.c:758]   --->   Operation 5093 'load' 'sk_load_386' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_194 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%trunc_ln758_29 = trunc i8 %sk_load_386" [dilithium2/poly.c:758]   --->   Operation 5094 'trunc' 'trunc_ln758_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5095 [1/2] (2.77ns)   --->   "%sk_load_387 = load i12 %sk_addr_387" [dilithium2/poly.c:759]   --->   Operation 5095 'load' 'sk_load_387' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_194 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%trunc_ln760_29 = trunc i8 %sk_load_387" [dilithium2/poly.c:760]   --->   Operation 5096 'trunc' 'trunc_ln760_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%tmp_361 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_61" [dilithium2/poly.c:760]   --->   Operation 5097 'bitconcatenate' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%tmp_362 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_29, i4 0" [dilithium2/poly.c:760]   --->   Operation 5098 'bitconcatenate' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%or_ln760_59 = or i9 %tmp_362, i9 %tmp_361" [dilithium2/poly.c:760]   --->   Operation 5099 'or' 'or_ln760_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%tmp_363 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_386, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 5100 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%or_ln760_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_29, i3 %tmp_363, i9 %or_ln760_59" [dilithium2/poly.c:760]   --->   Operation 5101 'bitconcatenate' 'or_ln760_28' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_29)   --->   "%zext_ln762_29 = zext i13 %or_ln760_28" [dilithium2/poly.c:762]   --->   Operation 5102 'zext' 'zext_ln762_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5103 [1/1] (0.00ns)   --->   "%lshr_ln762_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_387, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 5103 'partselect' 'lshr_ln762_28' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5104 [1/1] (1.77ns)   --->   "%add_ln763_29 = add i12 %a_read, i12 386" [dilithium2/poly.c:763]   --->   Operation 5104 'add' 'add_ln763_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5105 [1/1] (0.00ns)   --->   "%zext_ln763_29 = zext i12 %add_ln763_29" [dilithium2/poly.c:763]   --->   Operation 5105 'zext' 'zext_ln763_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5106 [1/1] (0.00ns)   --->   "%sk_addr_388 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_29" [dilithium2/poly.c:763]   --->   Operation 5106 'getelementptr' 'sk_addr_388' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5107 [2/2] (2.77ns)   --->   "%sk_load_388 = load i12 %sk_addr_388" [dilithium2/poly.c:763]   --->   Operation 5107 'load' 'sk_load_388' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_194 : Operation 5108 [1/1] (1.77ns)   --->   "%add_ln767_29 = add i12 %a_read, i12 387" [dilithium2/poly.c:767]   --->   Operation 5108 'add' 'add_ln767_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5109 [1/1] (0.00ns)   --->   "%zext_ln767_29 = zext i12 %add_ln767_29" [dilithium2/poly.c:767]   --->   Operation 5109 'zext' 'zext_ln767_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5110 [1/1] (0.00ns)   --->   "%sk_addr_389 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_29" [dilithium2/poly.c:767]   --->   Operation 5110 'getelementptr' 'sk_addr_389' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5111 [2/2] (2.77ns)   --->   "%sk_load_389 = load i12 %sk_addr_389" [dilithium2/poly.c:767]   --->   Operation 5111 'load' 'sk_load_389' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_194 : Operation 5112 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_29 = sub i14 4096, i14 %zext_ln762_29" [dilithium2/poly.c:779]   --->   Operation 5112 'sub' 'sub_ln779_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln779_29 = sext i14 %sub_ln779_29" [dilithium2/poly.c:779]   --->   Operation 5113 'sext' 'sext_ln779_29' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 5114 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_29, i10 %r_addr_236" [dilithium2/poly.c:779]   --->   Operation 5114 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 195 <SV = 194> <Delay = 7.35>
ST_195 : Operation 5115 [1/1] (0.00ns)   --->   "%or_ln762_29 = or i10 %tmp_s, i10 237" [dilithium2/poly.c:762]   --->   Operation 5115 'or' 'or_ln762_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5116 [1/1] (0.00ns)   --->   "%zext_ln762_61 = zext i10 %or_ln762_29" [dilithium2/poly.c:762]   --->   Operation 5116 'zext' 'zext_ln762_61' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5117 [1/1] (0.00ns)   --->   "%r_addr_237 = getelementptr i32 %r, i64 0, i64 %zext_ln762_61" [dilithium2/poly.c:762]   --->   Operation 5117 'getelementptr' 'r_addr_237' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5118 [1/2] (2.77ns)   --->   "%sk_load_388 = load i12 %sk_addr_388" [dilithium2/poly.c:763]   --->   Operation 5118 'load' 'sk_load_388' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_195 : Operation 5119 [1/1] (0.00ns)   --->   "%trunc_ln764_29 = trunc i8 %sk_load_388" [dilithium2/poly.c:764]   --->   Operation 5119 'trunc' 'trunc_ln764_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5120 [1/1] (0.00ns)   --->   "%or_ln764_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_29, i7 %lshr_ln762_28" [dilithium2/poly.c:764]   --->   Operation 5120 'bitconcatenate' 'or_ln764_28' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5121 [1/1] (0.00ns)   --->   "%zext_ln766_29 = zext i13 %or_ln764_28" [dilithium2/poly.c:766]   --->   Operation 5121 'zext' 'zext_ln766_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5122 [1/2] (2.77ns)   --->   "%sk_load_389 = load i12 %sk_addr_389" [dilithium2/poly.c:767]   --->   Operation 5122 'load' 'sk_load_389' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_195 : Operation 5123 [1/1] (1.77ns)   --->   "%add_ln768_29 = add i12 %a_read, i12 388" [dilithium2/poly.c:768]   --->   Operation 5123 'add' 'add_ln768_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln768_29 = zext i12 %add_ln768_29" [dilithium2/poly.c:768]   --->   Operation 5124 'zext' 'zext_ln768_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5125 [1/1] (0.00ns)   --->   "%sk_addr_390 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_29" [dilithium2/poly.c:768]   --->   Operation 5125 'getelementptr' 'sk_addr_390' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5126 [2/2] (2.77ns)   --->   "%sk_load_390 = load i12 %sk_addr_390" [dilithium2/poly.c:768]   --->   Operation 5126 'load' 'sk_load_390' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_195 : Operation 5127 [1/1] (1.77ns)   --->   "%add_ln772_29 = add i12 %a_read, i12 389" [dilithium2/poly.c:772]   --->   Operation 5127 'add' 'add_ln772_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5128 [1/1] (0.00ns)   --->   "%zext_ln772_29 = zext i12 %add_ln772_29" [dilithium2/poly.c:772]   --->   Operation 5128 'zext' 'zext_ln772_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5129 [1/1] (0.00ns)   --->   "%sk_addr_391 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_29" [dilithium2/poly.c:772]   --->   Operation 5129 'getelementptr' 'sk_addr_391' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5130 [2/2] (2.77ns)   --->   "%sk_load_391 = load i12 %sk_addr_391" [dilithium2/poly.c:772]   --->   Operation 5130 'load' 'sk_load_391' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_195 : Operation 5131 [1/1] (1.80ns)   --->   "%sub_ln780_29 = sub i14 4096, i14 %zext_ln766_29" [dilithium2/poly.c:780]   --->   Operation 5131 'sub' 'sub_ln780_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5132 [1/1] (0.00ns)   --->   "%sext_ln780_29 = sext i14 %sub_ln780_29" [dilithium2/poly.c:780]   --->   Operation 5132 'sext' 'sext_ln780_29' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 5133 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_29, i10 %r_addr_237" [dilithium2/poly.c:780]   --->   Operation 5133 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 196 <SV = 195> <Delay = 7.35>
ST_196 : Operation 5134 [1/1] (0.00ns)   --->   "%or_ln766_29 = or i10 %tmp_s, i10 238" [dilithium2/poly.c:766]   --->   Operation 5134 'or' 'or_ln766_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5135 [1/1] (0.00ns)   --->   "%zext_ln766_93 = zext i10 %or_ln766_29" [dilithium2/poly.c:766]   --->   Operation 5135 'zext' 'zext_ln766_93' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5136 [1/1] (0.00ns)   --->   "%r_addr_238 = getelementptr i32 %r, i64 0, i64 %zext_ln766_93" [dilithium2/poly.c:766]   --->   Operation 5136 'getelementptr' 'r_addr_238' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5137 [1/1] (0.00ns)   --->   "%or_ln771_29 = or i10 %tmp_s, i10 239" [dilithium2/poly.c:771]   --->   Operation 5137 'or' 'or_ln771_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5138 [1/1] (0.00ns)   --->   "%zext_ln771_61 = zext i10 %or_ln771_29" [dilithium2/poly.c:771]   --->   Operation 5138 'zext' 'zext_ln771_61' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5139 [1/1] (0.00ns)   --->   "%r_addr_239 = getelementptr i32 %r, i64 0, i64 %zext_ln771_61" [dilithium2/poly.c:771]   --->   Operation 5139 'getelementptr' 'r_addr_239' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%lshr_ln766_28 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_388, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 5140 'partselect' 'lshr_ln766_28' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%zext_ln766_61 = zext i2 %lshr_ln766_28" [dilithium2/poly.c:766]   --->   Operation 5141 'zext' 'zext_ln766_61' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%trunc_ln767_29 = trunc i8 %sk_load_389" [dilithium2/poly.c:767]   --->   Operation 5142 'trunc' 'trunc_ln767_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5143 [1/2] (2.77ns)   --->   "%sk_load_390 = load i12 %sk_addr_390" [dilithium2/poly.c:768]   --->   Operation 5143 'load' 'sk_load_390' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_196 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%trunc_ln769_29 = trunc i8 %sk_load_390" [dilithium2/poly.c:769]   --->   Operation 5144 'trunc' 'trunc_ln769_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%tmp_364 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_61" [dilithium2/poly.c:769]   --->   Operation 5145 'bitconcatenate' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%tmp_365 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_29, i2 0" [dilithium2/poly.c:769]   --->   Operation 5146 'bitconcatenate' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%or_ln769_59 = or i9 %tmp_365, i9 %tmp_364" [dilithium2/poly.c:769]   --->   Operation 5147 'or' 'or_ln769_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_389, i32 7" [dilithium2/poly.c:769]   --->   Operation 5148 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%or_ln769_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_29, i1 %tmp_366, i9 %or_ln769_59" [dilithium2/poly.c:769]   --->   Operation 5149 'bitconcatenate' 'or_ln769_28' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_29)   --->   "%zext_ln771_29 = zext i13 %or_ln769_28" [dilithium2/poly.c:771]   --->   Operation 5150 'zext' 'zext_ln771_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5151 [1/1] (0.00ns)   --->   "%lshr_ln771_28 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_390, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 5151 'partselect' 'lshr_ln771_28' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5152 [1/2] (2.77ns)   --->   "%sk_load_391 = load i12 %sk_addr_391" [dilithium2/poly.c:772]   --->   Operation 5152 'load' 'sk_load_391' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_196 : Operation 5153 [1/1] (0.00ns)   --->   "%or_ln772_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_391, i5 %lshr_ln771_28" [dilithium2/poly.c:772]   --->   Operation 5153 'bitconcatenate' 'or_ln772_28' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5154 [1/1] (0.00ns)   --->   "%zext_ln775_29 = zext i13 %or_ln772_28" [dilithium2/poly.c:775]   --->   Operation 5154 'zext' 'zext_ln775_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5155 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_29 = sub i14 4096, i14 %zext_ln771_29" [dilithium2/poly.c:781]   --->   Operation 5155 'sub' 'sub_ln781_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln781_29 = sext i14 %sub_ln781_29" [dilithium2/poly.c:781]   --->   Operation 5156 'sext' 'sext_ln781_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5157 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_29, i10 %r_addr_238" [dilithium2/poly.c:781]   --->   Operation 5157 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 5158 [1/1] (1.80ns)   --->   "%sub_ln782_29 = sub i14 4096, i14 %zext_ln775_29" [dilithium2/poly.c:782]   --->   Operation 5158 'sub' 'sub_ln782_29' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln782_29 = sext i14 %sub_ln782_29" [dilithium2/poly.c:782]   --->   Operation 5159 'sext' 'sext_ln782_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5160 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_29, i10 %r_addr_239" [dilithium2/poly.c:782]   --->   Operation 5160 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 5161 [1/1] (1.77ns)   --->   "%add_ln739_29 = add i12 %a_read, i12 390" [dilithium2/poly.c:739]   --->   Operation 5161 'add' 'add_ln739_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5162 [1/1] (0.00ns)   --->   "%zext_ln739_29 = zext i12 %add_ln739_29" [dilithium2/poly.c:739]   --->   Operation 5162 'zext' 'zext_ln739_29' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5163 [1/1] (0.00ns)   --->   "%sk_addr_30 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_29" [dilithium2/poly.c:739]   --->   Operation 5163 'getelementptr' 'sk_addr_30' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5164 [2/2] (2.77ns)   --->   "%sk_load_30 = load i12 %sk_addr_30" [dilithium2/poly.c:739]   --->   Operation 5164 'load' 'sk_load_30' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_196 : Operation 5165 [1/1] (1.77ns)   --->   "%add_ln740_30 = add i12 %a_read, i12 391" [dilithium2/poly.c:740]   --->   Operation 5165 'add' 'add_ln740_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5166 [1/1] (0.00ns)   --->   "%zext_ln740_30 = zext i12 %add_ln740_30" [dilithium2/poly.c:740]   --->   Operation 5166 'zext' 'zext_ln740_30' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5167 [1/1] (0.00ns)   --->   "%sk_addr_392 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_30" [dilithium2/poly.c:740]   --->   Operation 5167 'getelementptr' 'sk_addr_392' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 5168 [2/2] (2.77ns)   --->   "%sk_load_392 = load i12 %sk_addr_392" [dilithium2/poly.c:740]   --->   Operation 5168 'load' 'sk_load_392' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 197 <SV = 196> <Delay = 7.35>
ST_197 : Operation 5169 [1/1] (0.00ns)   --->   "%or_ln739_29 = or i10 %tmp_s, i10 240" [dilithium2/poly.c:739]   --->   Operation 5169 'or' 'or_ln739_29' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5170 [1/1] (0.00ns)   --->   "%zext_ln739_61 = zext i10 %or_ln739_29" [dilithium2/poly.c:739]   --->   Operation 5170 'zext' 'zext_ln739_61' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5171 [1/1] (0.00ns)   --->   "%r_addr_240 = getelementptr i32 %r, i64 0, i64 %zext_ln739_61" [dilithium2/poly.c:739]   --->   Operation 5171 'getelementptr' 'r_addr_240' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5172 [1/2] (2.77ns)   --->   "%sk_load_30 = load i12 %sk_addr_30" [dilithium2/poly.c:739]   --->   Operation 5172 'load' 'sk_load_30' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_197 : Operation 5173 [1/2] (2.77ns)   --->   "%sk_load_392 = load i12 %sk_addr_392" [dilithium2/poly.c:740]   --->   Operation 5173 'load' 'sk_load_392' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_197 : Operation 5174 [1/1] (0.00ns)   --->   "%trunc_ln741_30 = trunc i8 %sk_load_392" [dilithium2/poly.c:741]   --->   Operation 5174 'trunc' 'trunc_ln741_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5175 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_30, i8 %sk_load_30" [dilithium2/poly.c:741]   --->   Operation 5175 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5176 [1/1] (0.00ns)   --->   "%zext_ln743_30 = zext i13 %tmp_60" [dilithium2/poly.c:743]   --->   Operation 5176 'zext' 'zext_ln743_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5177 [1/1] (1.77ns)   --->   "%add_ln744_30 = add i12 %a_read, i12 392" [dilithium2/poly.c:744]   --->   Operation 5177 'add' 'add_ln744_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5178 [1/1] (0.00ns)   --->   "%zext_ln744_30 = zext i12 %add_ln744_30" [dilithium2/poly.c:744]   --->   Operation 5178 'zext' 'zext_ln744_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5179 [1/1] (0.00ns)   --->   "%sk_addr_393 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_30" [dilithium2/poly.c:744]   --->   Operation 5179 'getelementptr' 'sk_addr_393' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5180 [2/2] (2.77ns)   --->   "%sk_load_393 = load i12 %sk_addr_393" [dilithium2/poly.c:744]   --->   Operation 5180 'load' 'sk_load_393' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_197 : Operation 5181 [1/1] (1.77ns)   --->   "%add_ln745_30 = add i12 %a_read, i12 393" [dilithium2/poly.c:745]   --->   Operation 5181 'add' 'add_ln745_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5182 [1/1] (0.00ns)   --->   "%zext_ln745_30 = zext i12 %add_ln745_30" [dilithium2/poly.c:745]   --->   Operation 5182 'zext' 'zext_ln745_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5183 [1/1] (0.00ns)   --->   "%sk_addr_394 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_30" [dilithium2/poly.c:745]   --->   Operation 5183 'getelementptr' 'sk_addr_394' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5184 [2/2] (2.77ns)   --->   "%sk_load_394 = load i12 %sk_addr_394" [dilithium2/poly.c:745]   --->   Operation 5184 'load' 'sk_load_394' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_197 : Operation 5185 [1/1] (1.80ns)   --->   "%sub_ln775_30 = sub i14 4096, i14 %zext_ln743_30" [dilithium2/poly.c:775]   --->   Operation 5185 'sub' 'sub_ln775_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln775_30 = sext i14 %sub_ln775_30" [dilithium2/poly.c:775]   --->   Operation 5186 'sext' 'sext_ln775_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 5187 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_30, i10 %r_addr_240" [dilithium2/poly.c:775]   --->   Operation 5187 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 198 <SV = 197> <Delay = 7.35>
ST_198 : Operation 5188 [1/1] (0.00ns)   --->   "%or_ln743_30 = or i10 %tmp_s, i10 241" [dilithium2/poly.c:743]   --->   Operation 5188 'or' 'or_ln743_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5189 [1/1] (0.00ns)   --->   "%zext_ln743_94 = zext i10 %or_ln743_30" [dilithium2/poly.c:743]   --->   Operation 5189 'zext' 'zext_ln743_94' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5190 [1/1] (0.00ns)   --->   "%r_addr_241 = getelementptr i32 %r, i64 0, i64 %zext_ln743_94" [dilithium2/poly.c:743]   --->   Operation 5190 'getelementptr' 'r_addr_241' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%lshr_ln743_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_392, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 5191 'partselect' 'lshr_ln743_29' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%zext_ln743_62 = zext i3 %lshr_ln743_29" [dilithium2/poly.c:743]   --->   Operation 5192 'zext' 'zext_ln743_62' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5193 [1/2] (2.77ns)   --->   "%sk_load_393 = load i12 %sk_addr_393" [dilithium2/poly.c:744]   --->   Operation 5193 'load' 'sk_load_393' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_198 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%trunc_ln744_30 = trunc i8 %sk_load_393" [dilithium2/poly.c:744]   --->   Operation 5194 'trunc' 'trunc_ln744_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5195 [1/2] (2.77ns)   --->   "%sk_load_394 = load i12 %sk_addr_394" [dilithium2/poly.c:745]   --->   Operation 5195 'load' 'sk_load_394' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_198 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%trunc_ln746_30 = trunc i8 %sk_load_394" [dilithium2/poly.c:746]   --->   Operation 5196 'trunc' 'trunc_ln746_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%tmp_367 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_62" [dilithium2/poly.c:746]   --->   Operation 5197 'bitconcatenate' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%tmp_368 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_30, i3 0" [dilithium2/poly.c:746]   --->   Operation 5198 'bitconcatenate' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%or_ln746_60 = or i9 %tmp_368, i9 %tmp_367" [dilithium2/poly.c:746]   --->   Operation 5199 'or' 'or_ln746_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%tmp_369 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_393, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 5200 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%or_ln746_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_30, i2 %tmp_369, i9 %or_ln746_60" [dilithium2/poly.c:746]   --->   Operation 5201 'bitconcatenate' 'or_ln746_29' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_30)   --->   "%zext_ln748_30 = zext i13 %or_ln746_29" [dilithium2/poly.c:748]   --->   Operation 5202 'zext' 'zext_ln748_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5203 [1/1] (0.00ns)   --->   "%lshr_ln748_29 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_394, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 5203 'partselect' 'lshr_ln748_29' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5204 [1/1] (1.77ns)   --->   "%add_ln749_30 = add i12 %a_read, i12 394" [dilithium2/poly.c:749]   --->   Operation 5204 'add' 'add_ln749_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5205 [1/1] (0.00ns)   --->   "%zext_ln749_30 = zext i12 %add_ln749_30" [dilithium2/poly.c:749]   --->   Operation 5205 'zext' 'zext_ln749_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5206 [1/1] (0.00ns)   --->   "%sk_addr_395 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_30" [dilithium2/poly.c:749]   --->   Operation 5206 'getelementptr' 'sk_addr_395' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5207 [2/2] (2.77ns)   --->   "%sk_load_395 = load i12 %sk_addr_395" [dilithium2/poly.c:749]   --->   Operation 5207 'load' 'sk_load_395' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_198 : Operation 5208 [1/1] (1.77ns)   --->   "%add_ln753_30 = add i12 %a_read, i12 395" [dilithium2/poly.c:753]   --->   Operation 5208 'add' 'add_ln753_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln753_30 = zext i12 %add_ln753_30" [dilithium2/poly.c:753]   --->   Operation 5209 'zext' 'zext_ln753_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5210 [1/1] (0.00ns)   --->   "%sk_addr_396 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_30" [dilithium2/poly.c:753]   --->   Operation 5210 'getelementptr' 'sk_addr_396' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5211 [2/2] (2.77ns)   --->   "%sk_load_396 = load i12 %sk_addr_396" [dilithium2/poly.c:753]   --->   Operation 5211 'load' 'sk_load_396' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_198 : Operation 5212 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_30 = sub i14 4096, i14 %zext_ln748_30" [dilithium2/poly.c:776]   --->   Operation 5212 'sub' 'sub_ln776_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5213 [1/1] (0.00ns)   --->   "%sext_ln776_30 = sext i14 %sub_ln776_30" [dilithium2/poly.c:776]   --->   Operation 5213 'sext' 'sext_ln776_30' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 5214 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_30, i10 %r_addr_241" [dilithium2/poly.c:776]   --->   Operation 5214 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 199 <SV = 198> <Delay = 7.35>
ST_199 : Operation 5215 [1/1] (0.00ns)   --->   "%or_ln748_30 = or i10 %tmp_s, i10 242" [dilithium2/poly.c:748]   --->   Operation 5215 'or' 'or_ln748_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5216 [1/1] (0.00ns)   --->   "%zext_ln748_62 = zext i10 %or_ln748_30" [dilithium2/poly.c:748]   --->   Operation 5216 'zext' 'zext_ln748_62' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5217 [1/1] (0.00ns)   --->   "%r_addr_242 = getelementptr i32 %r, i64 0, i64 %zext_ln748_62" [dilithium2/poly.c:748]   --->   Operation 5217 'getelementptr' 'r_addr_242' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5218 [1/2] (2.77ns)   --->   "%sk_load_395 = load i12 %sk_addr_395" [dilithium2/poly.c:749]   --->   Operation 5218 'load' 'sk_load_395' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_199 : Operation 5219 [1/1] (0.00ns)   --->   "%trunc_ln750_30 = trunc i8 %sk_load_395" [dilithium2/poly.c:750]   --->   Operation 5219 'trunc' 'trunc_ln750_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5220 [1/1] (0.00ns)   --->   "%or_ln750_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_30, i6 %lshr_ln748_29" [dilithium2/poly.c:750]   --->   Operation 5220 'bitconcatenate' 'or_ln750_29' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln752_30 = zext i13 %or_ln750_29" [dilithium2/poly.c:752]   --->   Operation 5221 'zext' 'zext_ln752_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5222 [1/2] (2.77ns)   --->   "%sk_load_396 = load i12 %sk_addr_396" [dilithium2/poly.c:753]   --->   Operation 5222 'load' 'sk_load_396' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_199 : Operation 5223 [1/1] (1.77ns)   --->   "%add_ln754_30 = add i12 %a_read, i12 396" [dilithium2/poly.c:754]   --->   Operation 5223 'add' 'add_ln754_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5224 [1/1] (0.00ns)   --->   "%zext_ln754_30 = zext i12 %add_ln754_30" [dilithium2/poly.c:754]   --->   Operation 5224 'zext' 'zext_ln754_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5225 [1/1] (0.00ns)   --->   "%sk_addr_397 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_30" [dilithium2/poly.c:754]   --->   Operation 5225 'getelementptr' 'sk_addr_397' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5226 [2/2] (2.77ns)   --->   "%sk_load_397 = load i12 %sk_addr_397" [dilithium2/poly.c:754]   --->   Operation 5226 'load' 'sk_load_397' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_199 : Operation 5227 [1/1] (1.77ns)   --->   "%add_ln758_30 = add i12 %a_read, i12 397" [dilithium2/poly.c:758]   --->   Operation 5227 'add' 'add_ln758_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5228 [1/1] (0.00ns)   --->   "%zext_ln758_30 = zext i12 %add_ln758_30" [dilithium2/poly.c:758]   --->   Operation 5228 'zext' 'zext_ln758_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5229 [1/1] (0.00ns)   --->   "%sk_addr_398 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_30" [dilithium2/poly.c:758]   --->   Operation 5229 'getelementptr' 'sk_addr_398' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5230 [2/2] (2.77ns)   --->   "%sk_load_398 = load i12 %sk_addr_398" [dilithium2/poly.c:758]   --->   Operation 5230 'load' 'sk_load_398' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_199 : Operation 5231 [1/1] (1.80ns)   --->   "%sub_ln777_30 = sub i14 4096, i14 %zext_ln752_30" [dilithium2/poly.c:777]   --->   Operation 5231 'sub' 'sub_ln777_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5232 [1/1] (0.00ns)   --->   "%sext_ln777_30 = sext i14 %sub_ln777_30" [dilithium2/poly.c:777]   --->   Operation 5232 'sext' 'sext_ln777_30' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 5233 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_30, i10 %r_addr_242" [dilithium2/poly.c:777]   --->   Operation 5233 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 200 <SV = 199> <Delay = 7.35>
ST_200 : Operation 5234 [1/1] (0.00ns)   --->   "%or_ln752_30 = or i10 %tmp_s, i10 243" [dilithium2/poly.c:752]   --->   Operation 5234 'or' 'or_ln752_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5235 [1/1] (0.00ns)   --->   "%zext_ln752_94 = zext i10 %or_ln752_30" [dilithium2/poly.c:752]   --->   Operation 5235 'zext' 'zext_ln752_94' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5236 [1/1] (0.00ns)   --->   "%r_addr_243 = getelementptr i32 %r, i64 0, i64 %zext_ln752_94" [dilithium2/poly.c:752]   --->   Operation 5236 'getelementptr' 'r_addr_243' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_395, i32 7" [dilithium2/poly.c:752]   --->   Operation 5237 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%zext_ln752_62 = zext i1 %tmp_370" [dilithium2/poly.c:752]   --->   Operation 5238 'zext' 'zext_ln752_62' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%shl_ln753_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_396, i1 0" [dilithium2/poly.c:753]   --->   Operation 5239 'bitconcatenate' 'shl_ln753_29' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5240 [1/2] (2.77ns)   --->   "%sk_load_397 = load i12 %sk_addr_397" [dilithium2/poly.c:754]   --->   Operation 5240 'load' 'sk_load_397' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_200 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%trunc_ln755_30 = trunc i8 %sk_load_397" [dilithium2/poly.c:755]   --->   Operation 5241 'trunc' 'trunc_ln755_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%tmp_371 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_62" [dilithium2/poly.c:755]   --->   Operation 5242 'bitconcatenate' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%or_ln755_60 = or i9 %tmp_371, i9 %shl_ln753_29" [dilithium2/poly.c:755]   --->   Operation 5243 'or' 'or_ln755_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%or_ln755_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_30, i9 %or_ln755_60" [dilithium2/poly.c:755]   --->   Operation 5244 'bitconcatenate' 'or_ln755_29' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_30)   --->   "%zext_ln757_30 = zext i13 %or_ln755_29" [dilithium2/poly.c:757]   --->   Operation 5245 'zext' 'zext_ln757_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5246 [1/2] (2.77ns)   --->   "%sk_load_398 = load i12 %sk_addr_398" [dilithium2/poly.c:758]   --->   Operation 5246 'load' 'sk_load_398' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_200 : Operation 5247 [1/1] (1.77ns)   --->   "%add_ln759_30 = add i12 %a_read, i12 398" [dilithium2/poly.c:759]   --->   Operation 5247 'add' 'add_ln759_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5248 [1/1] (0.00ns)   --->   "%zext_ln759_30 = zext i12 %add_ln759_30" [dilithium2/poly.c:759]   --->   Operation 5248 'zext' 'zext_ln759_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5249 [1/1] (0.00ns)   --->   "%sk_addr_399 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_30" [dilithium2/poly.c:759]   --->   Operation 5249 'getelementptr' 'sk_addr_399' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5250 [2/2] (2.77ns)   --->   "%sk_load_399 = load i12 %sk_addr_399" [dilithium2/poly.c:759]   --->   Operation 5250 'load' 'sk_load_399' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_200 : Operation 5251 [1/1] (1.77ns)   --->   "%add_ln763_30 = add i12 %a_read, i12 399" [dilithium2/poly.c:763]   --->   Operation 5251 'add' 'add_ln763_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5252 [1/1] (0.00ns)   --->   "%zext_ln763_30 = zext i12 %add_ln763_30" [dilithium2/poly.c:763]   --->   Operation 5252 'zext' 'zext_ln763_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5253 [1/1] (0.00ns)   --->   "%sk_addr_400 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_30" [dilithium2/poly.c:763]   --->   Operation 5253 'getelementptr' 'sk_addr_400' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5254 [2/2] (2.77ns)   --->   "%sk_load_400 = load i12 %sk_addr_400" [dilithium2/poly.c:763]   --->   Operation 5254 'load' 'sk_load_400' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_200 : Operation 5255 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_30 = sub i14 4096, i14 %zext_ln757_30" [dilithium2/poly.c:778]   --->   Operation 5255 'sub' 'sub_ln778_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5256 [1/1] (0.00ns)   --->   "%sext_ln778_30 = sext i14 %sub_ln778_30" [dilithium2/poly.c:778]   --->   Operation 5256 'sext' 'sext_ln778_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 5257 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_30, i10 %r_addr_243" [dilithium2/poly.c:778]   --->   Operation 5257 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 201 <SV = 200> <Delay = 7.35>
ST_201 : Operation 5258 [1/1] (0.00ns)   --->   "%or_ln757_30 = or i10 %tmp_s, i10 244" [dilithium2/poly.c:757]   --->   Operation 5258 'or' 'or_ln757_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5259 [1/1] (0.00ns)   --->   "%zext_ln757_94 = zext i10 %or_ln757_30" [dilithium2/poly.c:757]   --->   Operation 5259 'zext' 'zext_ln757_94' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5260 [1/1] (0.00ns)   --->   "%r_addr_244 = getelementptr i32 %r, i64 0, i64 %zext_ln757_94" [dilithium2/poly.c:757]   --->   Operation 5260 'getelementptr' 'r_addr_244' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5261 [1/1] (0.00ns)   --->   "%or_ln762_30 = or i10 %tmp_s, i10 245" [dilithium2/poly.c:762]   --->   Operation 5261 'or' 'or_ln762_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5262 [1/1] (0.00ns)   --->   "%zext_ln762_62 = zext i10 %or_ln762_30" [dilithium2/poly.c:762]   --->   Operation 5262 'zext' 'zext_ln762_62' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5263 [1/1] (0.00ns)   --->   "%r_addr_245 = getelementptr i32 %r, i64 0, i64 %zext_ln762_62" [dilithium2/poly.c:762]   --->   Operation 5263 'getelementptr' 'r_addr_245' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%lshr_ln757_29 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_397, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 5264 'partselect' 'lshr_ln757_29' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%zext_ln757_62 = zext i4 %lshr_ln757_29" [dilithium2/poly.c:757]   --->   Operation 5265 'zext' 'zext_ln757_62' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%trunc_ln758_30 = trunc i8 %sk_load_398" [dilithium2/poly.c:758]   --->   Operation 5266 'trunc' 'trunc_ln758_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5267 [1/2] (2.77ns)   --->   "%sk_load_399 = load i12 %sk_addr_399" [dilithium2/poly.c:759]   --->   Operation 5267 'load' 'sk_load_399' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_201 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%trunc_ln760_30 = trunc i8 %sk_load_399" [dilithium2/poly.c:760]   --->   Operation 5268 'trunc' 'trunc_ln760_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%tmp_372 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_62" [dilithium2/poly.c:760]   --->   Operation 5269 'bitconcatenate' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%tmp_373 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_30, i4 0" [dilithium2/poly.c:760]   --->   Operation 5270 'bitconcatenate' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%or_ln760_60 = or i9 %tmp_373, i9 %tmp_372" [dilithium2/poly.c:760]   --->   Operation 5271 'or' 'or_ln760_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%tmp_374 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_398, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 5272 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%or_ln760_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_30, i3 %tmp_374, i9 %or_ln760_60" [dilithium2/poly.c:760]   --->   Operation 5273 'bitconcatenate' 'or_ln760_29' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_30)   --->   "%zext_ln762_30 = zext i13 %or_ln760_29" [dilithium2/poly.c:762]   --->   Operation 5274 'zext' 'zext_ln762_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5275 [1/1] (0.00ns)   --->   "%lshr_ln762_29 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_399, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 5275 'partselect' 'lshr_ln762_29' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5276 [1/2] (2.77ns)   --->   "%sk_load_400 = load i12 %sk_addr_400" [dilithium2/poly.c:763]   --->   Operation 5276 'load' 'sk_load_400' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_201 : Operation 5277 [1/1] (0.00ns)   --->   "%trunc_ln764_30 = trunc i8 %sk_load_400" [dilithium2/poly.c:764]   --->   Operation 5277 'trunc' 'trunc_ln764_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5278 [1/1] (0.00ns)   --->   "%or_ln764_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_30, i7 %lshr_ln762_29" [dilithium2/poly.c:764]   --->   Operation 5278 'bitconcatenate' 'or_ln764_29' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5279 [1/1] (0.00ns)   --->   "%zext_ln766_30 = zext i13 %or_ln764_29" [dilithium2/poly.c:766]   --->   Operation 5279 'zext' 'zext_ln766_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5280 [1/1] (1.77ns)   --->   "%add_ln767_30 = add i12 %a_read, i12 400" [dilithium2/poly.c:767]   --->   Operation 5280 'add' 'add_ln767_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5281 [1/1] (0.00ns)   --->   "%zext_ln767_30 = zext i12 %add_ln767_30" [dilithium2/poly.c:767]   --->   Operation 5281 'zext' 'zext_ln767_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5282 [1/1] (0.00ns)   --->   "%sk_addr_401 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_30" [dilithium2/poly.c:767]   --->   Operation 5282 'getelementptr' 'sk_addr_401' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5283 [2/2] (2.77ns)   --->   "%sk_load_401 = load i12 %sk_addr_401" [dilithium2/poly.c:767]   --->   Operation 5283 'load' 'sk_load_401' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_201 : Operation 5284 [1/1] (1.77ns)   --->   "%add_ln768_30 = add i12 %a_read, i12 401" [dilithium2/poly.c:768]   --->   Operation 5284 'add' 'add_ln768_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5285 [1/1] (0.00ns)   --->   "%zext_ln768_30 = zext i12 %add_ln768_30" [dilithium2/poly.c:768]   --->   Operation 5285 'zext' 'zext_ln768_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5286 [1/1] (0.00ns)   --->   "%sk_addr_402 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_30" [dilithium2/poly.c:768]   --->   Operation 5286 'getelementptr' 'sk_addr_402' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5287 [2/2] (2.77ns)   --->   "%sk_load_402 = load i12 %sk_addr_402" [dilithium2/poly.c:768]   --->   Operation 5287 'load' 'sk_load_402' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_201 : Operation 5288 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_30 = sub i14 4096, i14 %zext_ln762_30" [dilithium2/poly.c:779]   --->   Operation 5288 'sub' 'sub_ln779_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5289 [1/1] (0.00ns)   --->   "%sext_ln779_30 = sext i14 %sub_ln779_30" [dilithium2/poly.c:779]   --->   Operation 5289 'sext' 'sext_ln779_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5290 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_30, i10 %r_addr_244" [dilithium2/poly.c:779]   --->   Operation 5290 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 5291 [1/1] (1.80ns)   --->   "%sub_ln780_30 = sub i14 4096, i14 %zext_ln766_30" [dilithium2/poly.c:780]   --->   Operation 5291 'sub' 'sub_ln780_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln780_30 = sext i14 %sub_ln780_30" [dilithium2/poly.c:780]   --->   Operation 5292 'sext' 'sext_ln780_30' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 5293 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_30, i10 %r_addr_245" [dilithium2/poly.c:780]   --->   Operation 5293 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 202 <SV = 201> <Delay = 7.35>
ST_202 : Operation 5294 [1/1] (0.00ns)   --->   "%or_ln766_30 = or i10 %tmp_s, i10 246" [dilithium2/poly.c:766]   --->   Operation 5294 'or' 'or_ln766_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5295 [1/1] (0.00ns)   --->   "%zext_ln766_94 = zext i10 %or_ln766_30" [dilithium2/poly.c:766]   --->   Operation 5295 'zext' 'zext_ln766_94' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5296 [1/1] (0.00ns)   --->   "%r_addr_246 = getelementptr i32 %r, i64 0, i64 %zext_ln766_94" [dilithium2/poly.c:766]   --->   Operation 5296 'getelementptr' 'r_addr_246' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%lshr_ln766_29 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_400, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 5297 'partselect' 'lshr_ln766_29' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%zext_ln766_62 = zext i2 %lshr_ln766_29" [dilithium2/poly.c:766]   --->   Operation 5298 'zext' 'zext_ln766_62' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5299 [1/2] (2.77ns)   --->   "%sk_load_401 = load i12 %sk_addr_401" [dilithium2/poly.c:767]   --->   Operation 5299 'load' 'sk_load_401' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_202 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%trunc_ln767_30 = trunc i8 %sk_load_401" [dilithium2/poly.c:767]   --->   Operation 5300 'trunc' 'trunc_ln767_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5301 [1/2] (2.77ns)   --->   "%sk_load_402 = load i12 %sk_addr_402" [dilithium2/poly.c:768]   --->   Operation 5301 'load' 'sk_load_402' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_202 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%trunc_ln769_30 = trunc i8 %sk_load_402" [dilithium2/poly.c:769]   --->   Operation 5302 'trunc' 'trunc_ln769_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%tmp_375 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_62" [dilithium2/poly.c:769]   --->   Operation 5303 'bitconcatenate' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%tmp_376 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_30, i2 0" [dilithium2/poly.c:769]   --->   Operation 5304 'bitconcatenate' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%or_ln769_60 = or i9 %tmp_376, i9 %tmp_375" [dilithium2/poly.c:769]   --->   Operation 5305 'or' 'or_ln769_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_401, i32 7" [dilithium2/poly.c:769]   --->   Operation 5306 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%or_ln769_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_30, i1 %tmp_377, i9 %or_ln769_60" [dilithium2/poly.c:769]   --->   Operation 5307 'bitconcatenate' 'or_ln769_29' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_30)   --->   "%zext_ln771_30 = zext i13 %or_ln769_29" [dilithium2/poly.c:771]   --->   Operation 5308 'zext' 'zext_ln771_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5309 [1/1] (0.00ns)   --->   "%lshr_ln771_29 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_402, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 5309 'partselect' 'lshr_ln771_29' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5310 [1/1] (1.77ns)   --->   "%add_ln772_30 = add i12 %a_read, i12 402" [dilithium2/poly.c:772]   --->   Operation 5310 'add' 'add_ln772_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5311 [1/1] (0.00ns)   --->   "%zext_ln772_30 = zext i12 %add_ln772_30" [dilithium2/poly.c:772]   --->   Operation 5311 'zext' 'zext_ln772_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5312 [1/1] (0.00ns)   --->   "%sk_addr_403 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_30" [dilithium2/poly.c:772]   --->   Operation 5312 'getelementptr' 'sk_addr_403' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5313 [2/2] (2.77ns)   --->   "%sk_load_403 = load i12 %sk_addr_403" [dilithium2/poly.c:772]   --->   Operation 5313 'load' 'sk_load_403' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_202 : Operation 5314 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_30 = sub i14 4096, i14 %zext_ln771_30" [dilithium2/poly.c:781]   --->   Operation 5314 'sub' 'sub_ln781_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln781_30 = sext i14 %sub_ln781_30" [dilithium2/poly.c:781]   --->   Operation 5315 'sext' 'sext_ln781_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5316 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_30, i10 %r_addr_246" [dilithium2/poly.c:781]   --->   Operation 5316 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 5317 [1/1] (1.77ns)   --->   "%add_ln739_30 = add i12 %a_read, i12 403" [dilithium2/poly.c:739]   --->   Operation 5317 'add' 'add_ln739_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln739_30 = zext i12 %add_ln739_30" [dilithium2/poly.c:739]   --->   Operation 5318 'zext' 'zext_ln739_30' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5319 [1/1] (0.00ns)   --->   "%sk_addr_31 = getelementptr i8 %sk, i64 0, i64 %zext_ln739_30" [dilithium2/poly.c:739]   --->   Operation 5319 'getelementptr' 'sk_addr_31' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 5320 [2/2] (2.77ns)   --->   "%sk_load_31 = load i12 %sk_addr_31" [dilithium2/poly.c:739]   --->   Operation 5320 'load' 'sk_load_31' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 203 <SV = 202> <Delay = 7.35>
ST_203 : Operation 5321 [1/1] (0.00ns)   --->   "%or_ln771_30 = or i10 %tmp_s, i10 247" [dilithium2/poly.c:771]   --->   Operation 5321 'or' 'or_ln771_30' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln771_62 = zext i10 %or_ln771_30" [dilithium2/poly.c:771]   --->   Operation 5322 'zext' 'zext_ln771_62' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5323 [1/1] (0.00ns)   --->   "%r_addr_247 = getelementptr i32 %r, i64 0, i64 %zext_ln771_62" [dilithium2/poly.c:771]   --->   Operation 5323 'getelementptr' 'r_addr_247' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5324 [1/2] (2.77ns)   --->   "%sk_load_403 = load i12 %sk_addr_403" [dilithium2/poly.c:772]   --->   Operation 5324 'load' 'sk_load_403' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_203 : Operation 5325 [1/1] (0.00ns)   --->   "%or_ln772_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_403, i5 %lshr_ln771_29" [dilithium2/poly.c:772]   --->   Operation 5325 'bitconcatenate' 'or_ln772_29' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5326 [1/1] (0.00ns)   --->   "%zext_ln775_30 = zext i13 %or_ln772_29" [dilithium2/poly.c:775]   --->   Operation 5326 'zext' 'zext_ln775_30' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5327 [1/1] (1.80ns)   --->   "%sub_ln782_30 = sub i14 4096, i14 %zext_ln775_30" [dilithium2/poly.c:782]   --->   Operation 5327 'sub' 'sub_ln782_30' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln782_30 = sext i14 %sub_ln782_30" [dilithium2/poly.c:782]   --->   Operation 5328 'sext' 'sext_ln782_30' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5329 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_30, i10 %r_addr_247" [dilithium2/poly.c:782]   --->   Operation 5329 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 5330 [1/2] (2.77ns)   --->   "%sk_load_31 = load i12 %sk_addr_31" [dilithium2/poly.c:739]   --->   Operation 5330 'load' 'sk_load_31' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_203 : Operation 5331 [1/1] (1.77ns)   --->   "%add_ln740_31 = add i12 %a_read, i12 404" [dilithium2/poly.c:740]   --->   Operation 5331 'add' 'add_ln740_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5332 [1/1] (0.00ns)   --->   "%zext_ln740_31 = zext i12 %add_ln740_31" [dilithium2/poly.c:740]   --->   Operation 5332 'zext' 'zext_ln740_31' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5333 [1/1] (0.00ns)   --->   "%sk_addr_404 = getelementptr i8 %sk, i64 0, i64 %zext_ln740_31" [dilithium2/poly.c:740]   --->   Operation 5333 'getelementptr' 'sk_addr_404' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5334 [2/2] (2.77ns)   --->   "%sk_load_404 = load i12 %sk_addr_404" [dilithium2/poly.c:740]   --->   Operation 5334 'load' 'sk_load_404' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_203 : Operation 5335 [1/1] (1.77ns)   --->   "%add_ln744_31 = add i12 %a_read, i12 405" [dilithium2/poly.c:744]   --->   Operation 5335 'add' 'add_ln744_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5336 [1/1] (0.00ns)   --->   "%zext_ln744_31 = zext i12 %add_ln744_31" [dilithium2/poly.c:744]   --->   Operation 5336 'zext' 'zext_ln744_31' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5337 [1/1] (0.00ns)   --->   "%sk_addr_405 = getelementptr i8 %sk, i64 0, i64 %zext_ln744_31" [dilithium2/poly.c:744]   --->   Operation 5337 'getelementptr' 'sk_addr_405' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 5338 [2/2] (2.77ns)   --->   "%sk_load_405 = load i12 %sk_addr_405" [dilithium2/poly.c:744]   --->   Operation 5338 'load' 'sk_load_405' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 204 <SV = 203> <Delay = 7.35>
ST_204 : Operation 5339 [1/1] (0.00ns)   --->   "%or_ln739_30 = or i10 %tmp_s, i10 248" [dilithium2/poly.c:739]   --->   Operation 5339 'or' 'or_ln739_30' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5340 [1/1] (0.00ns)   --->   "%zext_ln739_62 = zext i10 %or_ln739_30" [dilithium2/poly.c:739]   --->   Operation 5340 'zext' 'zext_ln739_62' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5341 [1/1] (0.00ns)   --->   "%r_addr_248 = getelementptr i32 %r, i64 0, i64 %zext_ln739_62" [dilithium2/poly.c:739]   --->   Operation 5341 'getelementptr' 'r_addr_248' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5342 [1/2] (2.77ns)   --->   "%sk_load_404 = load i12 %sk_addr_404" [dilithium2/poly.c:740]   --->   Operation 5342 'load' 'sk_load_404' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_204 : Operation 5343 [1/1] (0.00ns)   --->   "%trunc_ln741_31 = trunc i8 %sk_load_404" [dilithium2/poly.c:741]   --->   Operation 5343 'trunc' 'trunc_ln741_31' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5344 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln741_31, i8 %sk_load_31" [dilithium2/poly.c:741]   --->   Operation 5344 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5345 [1/1] (0.00ns)   --->   "%zext_ln743_31 = zext i13 %tmp_62" [dilithium2/poly.c:743]   --->   Operation 5345 'zext' 'zext_ln743_31' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5346 [1/2] (2.77ns)   --->   "%sk_load_405 = load i12 %sk_addr_405" [dilithium2/poly.c:744]   --->   Operation 5346 'load' 'sk_load_405' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_204 : Operation 5347 [1/1] (1.77ns)   --->   "%add_ln745_31 = add i12 %a_read, i12 406" [dilithium2/poly.c:745]   --->   Operation 5347 'add' 'add_ln745_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln745_31 = zext i12 %add_ln745_31" [dilithium2/poly.c:745]   --->   Operation 5348 'zext' 'zext_ln745_31' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5349 [1/1] (0.00ns)   --->   "%sk_addr_406 = getelementptr i8 %sk, i64 0, i64 %zext_ln745_31" [dilithium2/poly.c:745]   --->   Operation 5349 'getelementptr' 'sk_addr_406' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5350 [2/2] (2.77ns)   --->   "%sk_load_406 = load i12 %sk_addr_406" [dilithium2/poly.c:745]   --->   Operation 5350 'load' 'sk_load_406' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_204 : Operation 5351 [1/1] (1.77ns)   --->   "%add_ln749_31 = add i12 %a_read, i12 407" [dilithium2/poly.c:749]   --->   Operation 5351 'add' 'add_ln749_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln749_31 = zext i12 %add_ln749_31" [dilithium2/poly.c:749]   --->   Operation 5352 'zext' 'zext_ln749_31' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5353 [1/1] (0.00ns)   --->   "%sk_addr_407 = getelementptr i8 %sk, i64 0, i64 %zext_ln749_31" [dilithium2/poly.c:749]   --->   Operation 5353 'getelementptr' 'sk_addr_407' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5354 [2/2] (2.77ns)   --->   "%sk_load_407 = load i12 %sk_addr_407" [dilithium2/poly.c:749]   --->   Operation 5354 'load' 'sk_load_407' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_204 : Operation 5355 [1/1] (1.80ns)   --->   "%sub_ln775_31 = sub i14 4096, i14 %zext_ln743_31" [dilithium2/poly.c:775]   --->   Operation 5355 'sub' 'sub_ln775_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5356 [1/1] (0.00ns)   --->   "%sext_ln775_31 = sext i14 %sub_ln775_31" [dilithium2/poly.c:775]   --->   Operation 5356 'sext' 'sext_ln775_31' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 5357 [1/1] (2.77ns)   --->   "%store_ln775 = store i32 %sext_ln775_31, i10 %r_addr_248" [dilithium2/poly.c:775]   --->   Operation 5357 'store' 'store_ln775' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 205 <SV = 204> <Delay = 7.35>
ST_205 : Operation 5358 [1/1] (0.00ns)   --->   "%or_ln743_31 = or i10 %tmp_s, i10 249" [dilithium2/poly.c:743]   --->   Operation 5358 'or' 'or_ln743_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln743_95 = zext i10 %or_ln743_31" [dilithium2/poly.c:743]   --->   Operation 5359 'zext' 'zext_ln743_95' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5360 [1/1] (0.00ns)   --->   "%r_addr_249 = getelementptr i32 %r, i64 0, i64 %zext_ln743_95" [dilithium2/poly.c:743]   --->   Operation 5360 'getelementptr' 'r_addr_249' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5361 [1/1] (0.00ns)   --->   "%or_ln748_31 = or i10 %tmp_s, i10 250" [dilithium2/poly.c:748]   --->   Operation 5361 'or' 'or_ln748_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5362 [1/1] (0.00ns)   --->   "%zext_ln748_63 = zext i10 %or_ln748_31" [dilithium2/poly.c:748]   --->   Operation 5362 'zext' 'zext_ln748_63' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5363 [1/1] (0.00ns)   --->   "%r_addr_250 = getelementptr i32 %r, i64 0, i64 %zext_ln748_63" [dilithium2/poly.c:748]   --->   Operation 5363 'getelementptr' 'r_addr_250' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%lshr_ln743_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_404, i32 5, i32 7" [dilithium2/poly.c:743]   --->   Operation 5364 'partselect' 'lshr_ln743_30' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%zext_ln743_63 = zext i3 %lshr_ln743_30" [dilithium2/poly.c:743]   --->   Operation 5365 'zext' 'zext_ln743_63' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%trunc_ln744_31 = trunc i8 %sk_load_405" [dilithium2/poly.c:744]   --->   Operation 5366 'trunc' 'trunc_ln744_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5367 [1/2] (2.77ns)   --->   "%sk_load_406 = load i12 %sk_addr_406" [dilithium2/poly.c:745]   --->   Operation 5367 'load' 'sk_load_406' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_205 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%trunc_ln746_31 = trunc i8 %sk_load_406" [dilithium2/poly.c:746]   --->   Operation 5368 'trunc' 'trunc_ln746_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%tmp_378 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln743_63" [dilithium2/poly.c:746]   --->   Operation 5369 'bitconcatenate' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%tmp_379 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln744_31, i3 0" [dilithium2/poly.c:746]   --->   Operation 5370 'bitconcatenate' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%or_ln746_61 = or i9 %tmp_379, i9 %tmp_378" [dilithium2/poly.c:746]   --->   Operation 5371 'or' 'or_ln746_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%tmp_380 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_405, i32 6, i32 7" [dilithium2/poly.c:746]   --->   Operation 5372 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%or_ln746_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln746_31, i2 %tmp_380, i9 %or_ln746_61" [dilithium2/poly.c:746]   --->   Operation 5373 'bitconcatenate' 'or_ln746_30' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_31)   --->   "%zext_ln748_31 = zext i13 %or_ln746_30" [dilithium2/poly.c:748]   --->   Operation 5374 'zext' 'zext_ln748_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5375 [1/1] (0.00ns)   --->   "%lshr_ln748_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_406, i32 2, i32 7" [dilithium2/poly.c:748]   --->   Operation 5375 'partselect' 'lshr_ln748_30' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5376 [1/2] (2.77ns)   --->   "%sk_load_407 = load i12 %sk_addr_407" [dilithium2/poly.c:749]   --->   Operation 5376 'load' 'sk_load_407' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_205 : Operation 5377 [1/1] (0.00ns)   --->   "%trunc_ln750_31 = trunc i8 %sk_load_407" [dilithium2/poly.c:750]   --->   Operation 5377 'trunc' 'trunc_ln750_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5378 [1/1] (0.00ns)   --->   "%or_ln750_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln750_31, i6 %lshr_ln748_30" [dilithium2/poly.c:750]   --->   Operation 5378 'bitconcatenate' 'or_ln750_30' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5379 [1/1] (0.00ns)   --->   "%zext_ln752_31 = zext i13 %or_ln750_30" [dilithium2/poly.c:752]   --->   Operation 5379 'zext' 'zext_ln752_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5380 [1/1] (1.77ns)   --->   "%add_ln753_31 = add i12 %a_read, i12 408" [dilithium2/poly.c:753]   --->   Operation 5380 'add' 'add_ln753_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5381 [1/1] (0.00ns)   --->   "%zext_ln753_31 = zext i12 %add_ln753_31" [dilithium2/poly.c:753]   --->   Operation 5381 'zext' 'zext_ln753_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5382 [1/1] (0.00ns)   --->   "%sk_addr_408 = getelementptr i8 %sk, i64 0, i64 %zext_ln753_31" [dilithium2/poly.c:753]   --->   Operation 5382 'getelementptr' 'sk_addr_408' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5383 [2/2] (2.77ns)   --->   "%sk_load_408 = load i12 %sk_addr_408" [dilithium2/poly.c:753]   --->   Operation 5383 'load' 'sk_load_408' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_205 : Operation 5384 [1/1] (1.77ns)   --->   "%add_ln754_31 = add i12 %a_read, i12 409" [dilithium2/poly.c:754]   --->   Operation 5384 'add' 'add_ln754_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5385 [1/1] (0.00ns)   --->   "%zext_ln754_31 = zext i12 %add_ln754_31" [dilithium2/poly.c:754]   --->   Operation 5385 'zext' 'zext_ln754_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5386 [1/1] (0.00ns)   --->   "%sk_addr_409 = getelementptr i8 %sk, i64 0, i64 %zext_ln754_31" [dilithium2/poly.c:754]   --->   Operation 5386 'getelementptr' 'sk_addr_409' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5387 [2/2] (2.77ns)   --->   "%sk_load_409 = load i12 %sk_addr_409" [dilithium2/poly.c:754]   --->   Operation 5387 'load' 'sk_load_409' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_205 : Operation 5388 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776_31 = sub i14 4096, i14 %zext_ln748_31" [dilithium2/poly.c:776]   --->   Operation 5388 'sub' 'sub_ln776_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln776_31 = sext i14 %sub_ln776_31" [dilithium2/poly.c:776]   --->   Operation 5389 'sext' 'sext_ln776_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5390 [1/1] (2.77ns)   --->   "%store_ln776 = store i32 %sext_ln776_31, i10 %r_addr_249" [dilithium2/poly.c:776]   --->   Operation 5390 'store' 'store_ln776' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 5391 [1/1] (1.80ns)   --->   "%sub_ln777_31 = sub i14 4096, i14 %zext_ln752_31" [dilithium2/poly.c:777]   --->   Operation 5391 'sub' 'sub_ln777_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5392 [1/1] (0.00ns)   --->   "%sext_ln777_31 = sext i14 %sub_ln777_31" [dilithium2/poly.c:777]   --->   Operation 5392 'sext' 'sext_ln777_31' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5393 [1/1] (2.77ns)   --->   "%store_ln777 = store i32 %sext_ln777_31, i10 %r_addr_250" [dilithium2/poly.c:777]   --->   Operation 5393 'store' 'store_ln777' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 206 <SV = 205> <Delay = 7.35>
ST_206 : Operation 5394 [1/1] (0.00ns)   --->   "%or_ln752_31 = or i10 %tmp_s, i10 251" [dilithium2/poly.c:752]   --->   Operation 5394 'or' 'or_ln752_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5395 [1/1] (0.00ns)   --->   "%zext_ln752_95 = zext i10 %or_ln752_31" [dilithium2/poly.c:752]   --->   Operation 5395 'zext' 'zext_ln752_95' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5396 [1/1] (0.00ns)   --->   "%r_addr_251 = getelementptr i32 %r, i64 0, i64 %zext_ln752_95" [dilithium2/poly.c:752]   --->   Operation 5396 'getelementptr' 'r_addr_251' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_407, i32 7" [dilithium2/poly.c:752]   --->   Operation 5397 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%zext_ln752_63 = zext i1 %tmp_381" [dilithium2/poly.c:752]   --->   Operation 5398 'zext' 'zext_ln752_63' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5399 [1/2] (2.77ns)   --->   "%sk_load_408 = load i12 %sk_addr_408" [dilithium2/poly.c:753]   --->   Operation 5399 'load' 'sk_load_408' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_206 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%shl_ln753_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_408, i1 0" [dilithium2/poly.c:753]   --->   Operation 5400 'bitconcatenate' 'shl_ln753_30' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5401 [1/2] (2.77ns)   --->   "%sk_load_409 = load i12 %sk_addr_409" [dilithium2/poly.c:754]   --->   Operation 5401 'load' 'sk_load_409' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_206 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%trunc_ln755_31 = trunc i8 %sk_load_409" [dilithium2/poly.c:755]   --->   Operation 5402 'trunc' 'trunc_ln755_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%tmp_382 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln752_63" [dilithium2/poly.c:755]   --->   Operation 5403 'bitconcatenate' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%or_ln755_61 = or i9 %tmp_382, i9 %shl_ln753_30" [dilithium2/poly.c:755]   --->   Operation 5404 'or' 'or_ln755_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%or_ln755_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln755_31, i9 %or_ln755_61" [dilithium2/poly.c:755]   --->   Operation 5405 'bitconcatenate' 'or_ln755_30' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778_31)   --->   "%zext_ln757_31 = zext i13 %or_ln755_30" [dilithium2/poly.c:757]   --->   Operation 5406 'zext' 'zext_ln757_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5407 [1/1] (1.77ns)   --->   "%add_ln758_31 = add i12 %a_read, i12 410" [dilithium2/poly.c:758]   --->   Operation 5407 'add' 'add_ln758_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5408 [1/1] (0.00ns)   --->   "%zext_ln758_31 = zext i12 %add_ln758_31" [dilithium2/poly.c:758]   --->   Operation 5408 'zext' 'zext_ln758_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5409 [1/1] (0.00ns)   --->   "%sk_addr_410 = getelementptr i8 %sk, i64 0, i64 %zext_ln758_31" [dilithium2/poly.c:758]   --->   Operation 5409 'getelementptr' 'sk_addr_410' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5410 [2/2] (2.77ns)   --->   "%sk_load_410 = load i12 %sk_addr_410" [dilithium2/poly.c:758]   --->   Operation 5410 'load' 'sk_load_410' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_206 : Operation 5411 [1/1] (1.77ns)   --->   "%add_ln759_31 = add i12 %a_read, i12 411" [dilithium2/poly.c:759]   --->   Operation 5411 'add' 'add_ln759_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5412 [1/1] (0.00ns)   --->   "%zext_ln759_31 = zext i12 %add_ln759_31" [dilithium2/poly.c:759]   --->   Operation 5412 'zext' 'zext_ln759_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5413 [1/1] (0.00ns)   --->   "%sk_addr_411 = getelementptr i8 %sk, i64 0, i64 %zext_ln759_31" [dilithium2/poly.c:759]   --->   Operation 5413 'getelementptr' 'sk_addr_411' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5414 [2/2] (2.77ns)   --->   "%sk_load_411 = load i12 %sk_addr_411" [dilithium2/poly.c:759]   --->   Operation 5414 'load' 'sk_load_411' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_206 : Operation 5415 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778_31 = sub i14 4096, i14 %zext_ln757_31" [dilithium2/poly.c:778]   --->   Operation 5415 'sub' 'sub_ln778_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln778_31 = sext i14 %sub_ln778_31" [dilithium2/poly.c:778]   --->   Operation 5416 'sext' 'sext_ln778_31' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 5417 [1/1] (2.77ns)   --->   "%store_ln778 = store i32 %sext_ln778_31, i10 %r_addr_251" [dilithium2/poly.c:778]   --->   Operation 5417 'store' 'store_ln778' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 207 <SV = 206> <Delay = 7.35>
ST_207 : Operation 5418 [1/1] (0.00ns)   --->   "%or_ln757_31 = or i10 %tmp_s, i10 252" [dilithium2/poly.c:757]   --->   Operation 5418 'or' 'or_ln757_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5419 [1/1] (0.00ns)   --->   "%zext_ln757_95 = zext i10 %or_ln757_31" [dilithium2/poly.c:757]   --->   Operation 5419 'zext' 'zext_ln757_95' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5420 [1/1] (0.00ns)   --->   "%r_addr_252 = getelementptr i32 %r, i64 0, i64 %zext_ln757_95" [dilithium2/poly.c:757]   --->   Operation 5420 'getelementptr' 'r_addr_252' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%lshr_ln757_30 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_409, i32 4, i32 7" [dilithium2/poly.c:757]   --->   Operation 5421 'partselect' 'lshr_ln757_30' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%zext_ln757_63 = zext i4 %lshr_ln757_30" [dilithium2/poly.c:757]   --->   Operation 5422 'zext' 'zext_ln757_63' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5423 [1/2] (2.77ns)   --->   "%sk_load_410 = load i12 %sk_addr_410" [dilithium2/poly.c:758]   --->   Operation 5423 'load' 'sk_load_410' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_207 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%trunc_ln758_31 = trunc i8 %sk_load_410" [dilithium2/poly.c:758]   --->   Operation 5424 'trunc' 'trunc_ln758_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5425 [1/2] (2.77ns)   --->   "%sk_load_411 = load i12 %sk_addr_411" [dilithium2/poly.c:759]   --->   Operation 5425 'load' 'sk_load_411' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_207 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%trunc_ln760_31 = trunc i8 %sk_load_411" [dilithium2/poly.c:760]   --->   Operation 5426 'trunc' 'trunc_ln760_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%tmp_383 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln757_63" [dilithium2/poly.c:760]   --->   Operation 5427 'bitconcatenate' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%tmp_384 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln758_31, i4 0" [dilithium2/poly.c:760]   --->   Operation 5428 'bitconcatenate' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%or_ln760_61 = or i9 %tmp_384, i9 %tmp_383" [dilithium2/poly.c:760]   --->   Operation 5429 'or' 'or_ln760_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%tmp_385 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_410, i32 5, i32 7" [dilithium2/poly.c:760]   --->   Operation 5430 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%or_ln760_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i3.i9, i1 %trunc_ln760_31, i3 %tmp_385, i9 %or_ln760_61" [dilithium2/poly.c:760]   --->   Operation 5431 'bitconcatenate' 'or_ln760_30' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779_31)   --->   "%zext_ln762_31 = zext i13 %or_ln760_30" [dilithium2/poly.c:762]   --->   Operation 5432 'zext' 'zext_ln762_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5433 [1/1] (0.00ns)   --->   "%lshr_ln762_30 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_411, i32 1, i32 7" [dilithium2/poly.c:762]   --->   Operation 5433 'partselect' 'lshr_ln762_30' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5434 [1/1] (1.77ns)   --->   "%add_ln763_31 = add i12 %a_read, i12 412" [dilithium2/poly.c:763]   --->   Operation 5434 'add' 'add_ln763_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5435 [1/1] (0.00ns)   --->   "%zext_ln763_31 = zext i12 %add_ln763_31" [dilithium2/poly.c:763]   --->   Operation 5435 'zext' 'zext_ln763_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5436 [1/1] (0.00ns)   --->   "%sk_addr_412 = getelementptr i8 %sk, i64 0, i64 %zext_ln763_31" [dilithium2/poly.c:763]   --->   Operation 5436 'getelementptr' 'sk_addr_412' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5437 [2/2] (2.77ns)   --->   "%sk_load_412 = load i12 %sk_addr_412" [dilithium2/poly.c:763]   --->   Operation 5437 'load' 'sk_load_412' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_207 : Operation 5438 [1/1] (1.77ns)   --->   "%add_ln767_31 = add i12 %a_read, i12 413" [dilithium2/poly.c:767]   --->   Operation 5438 'add' 'add_ln767_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln767_31 = zext i12 %add_ln767_31" [dilithium2/poly.c:767]   --->   Operation 5439 'zext' 'zext_ln767_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5440 [1/1] (0.00ns)   --->   "%sk_addr_413 = getelementptr i8 %sk, i64 0, i64 %zext_ln767_31" [dilithium2/poly.c:767]   --->   Operation 5440 'getelementptr' 'sk_addr_413' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5441 [2/2] (2.77ns)   --->   "%sk_load_413 = load i12 %sk_addr_413" [dilithium2/poly.c:767]   --->   Operation 5441 'load' 'sk_load_413' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_207 : Operation 5442 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779_31 = sub i14 4096, i14 %zext_ln762_31" [dilithium2/poly.c:779]   --->   Operation 5442 'sub' 'sub_ln779_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln779_31 = sext i14 %sub_ln779_31" [dilithium2/poly.c:779]   --->   Operation 5443 'sext' 'sext_ln779_31' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 5444 [1/1] (2.77ns)   --->   "%store_ln779 = store i32 %sext_ln779_31, i10 %r_addr_252" [dilithium2/poly.c:779]   --->   Operation 5444 'store' 'store_ln779' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 208 <SV = 207> <Delay = 7.35>
ST_208 : Operation 5445 [1/1] (0.00ns)   --->   "%or_ln762_31 = or i10 %tmp_s, i10 253" [dilithium2/poly.c:762]   --->   Operation 5445 'or' 'or_ln762_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5446 [1/1] (0.00ns)   --->   "%zext_ln762_63 = zext i10 %or_ln762_31" [dilithium2/poly.c:762]   --->   Operation 5446 'zext' 'zext_ln762_63' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5447 [1/1] (0.00ns)   --->   "%r_addr_253 = getelementptr i32 %r, i64 0, i64 %zext_ln762_63" [dilithium2/poly.c:762]   --->   Operation 5447 'getelementptr' 'r_addr_253' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5448 [1/2] (2.77ns)   --->   "%sk_load_412 = load i12 %sk_addr_412" [dilithium2/poly.c:763]   --->   Operation 5448 'load' 'sk_load_412' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_208 : Operation 5449 [1/1] (0.00ns)   --->   "%trunc_ln764_31 = trunc i8 %sk_load_412" [dilithium2/poly.c:764]   --->   Operation 5449 'trunc' 'trunc_ln764_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5450 [1/1] (0.00ns)   --->   "%or_ln764_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln764_31, i7 %lshr_ln762_30" [dilithium2/poly.c:764]   --->   Operation 5450 'bitconcatenate' 'or_ln764_30' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5451 [1/1] (0.00ns)   --->   "%zext_ln766_31 = zext i13 %or_ln764_30" [dilithium2/poly.c:766]   --->   Operation 5451 'zext' 'zext_ln766_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5452 [1/2] (2.77ns)   --->   "%sk_load_413 = load i12 %sk_addr_413" [dilithium2/poly.c:767]   --->   Operation 5452 'load' 'sk_load_413' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_208 : Operation 5453 [1/1] (1.77ns)   --->   "%add_ln768_31 = add i12 %a_read, i12 414" [dilithium2/poly.c:768]   --->   Operation 5453 'add' 'add_ln768_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5454 [1/1] (0.00ns)   --->   "%zext_ln768_31 = zext i12 %add_ln768_31" [dilithium2/poly.c:768]   --->   Operation 5454 'zext' 'zext_ln768_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5455 [1/1] (0.00ns)   --->   "%sk_addr_414 = getelementptr i8 %sk, i64 0, i64 %zext_ln768_31" [dilithium2/poly.c:768]   --->   Operation 5455 'getelementptr' 'sk_addr_414' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5456 [2/2] (2.77ns)   --->   "%sk_load_414 = load i12 %sk_addr_414" [dilithium2/poly.c:768]   --->   Operation 5456 'load' 'sk_load_414' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_208 : Operation 5457 [1/1] (1.77ns)   --->   "%add_ln772_31 = add i12 %a_read, i12 415" [dilithium2/poly.c:772]   --->   Operation 5457 'add' 'add_ln772_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5458 [1/1] (0.00ns)   --->   "%zext_ln772_31 = zext i12 %add_ln772_31" [dilithium2/poly.c:772]   --->   Operation 5458 'zext' 'zext_ln772_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5459 [1/1] (0.00ns)   --->   "%sk_addr_415 = getelementptr i8 %sk, i64 0, i64 %zext_ln772_31" [dilithium2/poly.c:772]   --->   Operation 5459 'getelementptr' 'sk_addr_415' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5460 [2/2] (2.77ns)   --->   "%sk_load_415 = load i12 %sk_addr_415" [dilithium2/poly.c:772]   --->   Operation 5460 'load' 'sk_load_415' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_208 : Operation 5461 [1/1] (1.80ns)   --->   "%sub_ln780_31 = sub i14 4096, i14 %zext_ln766_31" [dilithium2/poly.c:780]   --->   Operation 5461 'sub' 'sub_ln780_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln780_31 = sext i14 %sub_ln780_31" [dilithium2/poly.c:780]   --->   Operation 5462 'sext' 'sext_ln780_31' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 5463 [1/1] (2.77ns)   --->   "%store_ln780 = store i32 %sext_ln780_31, i10 %r_addr_253" [dilithium2/poly.c:780]   --->   Operation 5463 'store' 'store_ln780' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 209 <SV = 208> <Delay = 7.35>
ST_209 : Operation 5464 [1/1] (0.00ns)   --->   "%or_ln766_31 = or i10 %tmp_s, i10 254" [dilithium2/poly.c:766]   --->   Operation 5464 'or' 'or_ln766_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5465 [1/1] (0.00ns)   --->   "%zext_ln766_95 = zext i10 %or_ln766_31" [dilithium2/poly.c:766]   --->   Operation 5465 'zext' 'zext_ln766_95' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5466 [1/1] (0.00ns)   --->   "%r_addr_254 = getelementptr i32 %r, i64 0, i64 %zext_ln766_95" [dilithium2/poly.c:766]   --->   Operation 5466 'getelementptr' 'r_addr_254' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5467 [1/1] (0.00ns)   --->   "%or_ln771_31 = or i10 %tmp_s, i10 255" [dilithium2/poly.c:771]   --->   Operation 5467 'or' 'or_ln771_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln771_63 = zext i10 %or_ln771_31" [dilithium2/poly.c:771]   --->   Operation 5468 'zext' 'zext_ln771_63' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5469 [1/1] (0.00ns)   --->   "%r_addr_255 = getelementptr i32 %r, i64 0, i64 %zext_ln771_63" [dilithium2/poly.c:771]   --->   Operation 5469 'getelementptr' 'r_addr_255' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5470 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 5470 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5471 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%lshr_ln766_30 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_412, i32 6, i32 7" [dilithium2/poly.c:766]   --->   Operation 5471 'partselect' 'lshr_ln766_30' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%zext_ln766_63 = zext i2 %lshr_ln766_30" [dilithium2/poly.c:766]   --->   Operation 5472 'zext' 'zext_ln766_63' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%trunc_ln767_31 = trunc i8 %sk_load_413" [dilithium2/poly.c:767]   --->   Operation 5473 'trunc' 'trunc_ln767_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5474 [1/2] (2.77ns)   --->   "%sk_load_414 = load i12 %sk_addr_414" [dilithium2/poly.c:768]   --->   Operation 5474 'load' 'sk_load_414' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_209 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%trunc_ln769_31 = trunc i8 %sk_load_414" [dilithium2/poly.c:769]   --->   Operation 5475 'trunc' 'trunc_ln769_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%tmp_386 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln766_63" [dilithium2/poly.c:769]   --->   Operation 5476 'bitconcatenate' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%tmp_387 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln767_31, i2 0" [dilithium2/poly.c:769]   --->   Operation 5477 'bitconcatenate' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%or_ln769_61 = or i9 %tmp_387, i9 %tmp_386" [dilithium2/poly.c:769]   --->   Operation 5478 'or' 'or_ln769_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_413, i32 7" [dilithium2/poly.c:769]   --->   Operation 5479 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%or_ln769_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln769_31, i1 %tmp_388, i9 %or_ln769_61" [dilithium2/poly.c:769]   --->   Operation 5480 'bitconcatenate' 'or_ln769_30' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781_31)   --->   "%zext_ln771_31 = zext i13 %or_ln769_30" [dilithium2/poly.c:771]   --->   Operation 5481 'zext' 'zext_ln771_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5482 [1/1] (0.00ns)   --->   "%lshr_ln771_30 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_414, i32 3, i32 7" [dilithium2/poly.c:771]   --->   Operation 5482 'partselect' 'lshr_ln771_30' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5483 [1/2] (2.77ns)   --->   "%sk_load_415 = load i12 %sk_addr_415" [dilithium2/poly.c:772]   --->   Operation 5483 'load' 'sk_load_415' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_209 : Operation 5484 [1/1] (0.00ns)   --->   "%or_ln772_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_415, i5 %lshr_ln771_30" [dilithium2/poly.c:772]   --->   Operation 5484 'bitconcatenate' 'or_ln772_30' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5485 [1/1] (0.00ns)   --->   "%zext_ln775_31 = zext i13 %or_ln772_30" [dilithium2/poly.c:775]   --->   Operation 5485 'zext' 'zext_ln775_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5486 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781_31 = sub i14 4096, i14 %zext_ln771_31" [dilithium2/poly.c:781]   --->   Operation 5486 'sub' 'sub_ln781_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5487 [1/1] (0.00ns)   --->   "%sext_ln781_31 = sext i14 %sub_ln781_31" [dilithium2/poly.c:781]   --->   Operation 5487 'sext' 'sext_ln781_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5488 [1/1] (2.77ns)   --->   "%store_ln781 = store i32 %sext_ln781_31, i10 %r_addr_254" [dilithium2/poly.c:781]   --->   Operation 5488 'store' 'store_ln781' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 5489 [1/1] (1.80ns)   --->   "%sub_ln782_31 = sub i14 4096, i14 %zext_ln775_31" [dilithium2/poly.c:782]   --->   Operation 5489 'sub' 'sub_ln782_31' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln782_31 = sext i14 %sub_ln782_31" [dilithium2/poly.c:782]   --->   Operation 5490 'sext' 'sext_ln782_31' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 5491 [1/1] (2.77ns)   --->   "%store_ln782 = store i32 %sext_ln782_31, i10 %r_addr_255" [dilithium2/poly.c:782]   --->   Operation 5491 'store' 'store_ln782' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 5492 [1/1] (0.00ns)   --->   "%ret_ln786 = ret" [dilithium2/poly.c:786]   --->   Operation 5492 'ret' 'ret_ln786' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	wire read operation ('a_read') on port 'a' [5]  (0 ns)
	'add' operation ('add_ln740', dilithium2/poly.c:740) [779]  (1.78 ns)
	'getelementptr' operation ('sk_addr_3', dilithium2/poly.c:740) [781]  (0 ns)
	'load' operation ('sk_load_3', dilithium2/poly.c:740) on array 'sk' [782]  (2.77 ns)

 <State 2>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load', dilithium2/poly.c:739) on array 'sk' [778]  (2.77 ns)
	'sub' operation ('sub_ln775', dilithium2/poly.c:775) [879]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775', dilithium2/poly.c:775 on array 'r' [881]  (2.77 ns)

 <State 3>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_4', dilithium2/poly.c:744) on array 'sk' [791]  (2.77 ns)
	'or' operation ('or_ln746', dilithium2/poly.c:746) [800]  (0 ns)
	'sub' operation ('sub_ln776', dilithium2/poly.c:776) [882]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776', dilithium2/poly.c:776 on array 'r' [884]  (2.77 ns)

 <State 4>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_6', dilithium2/poly.c:749) on array 'sk' [808]  (2.77 ns)
	'sub' operation ('sub_ln777', dilithium2/poly.c:777) [885]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777', dilithium2/poly.c:777 on array 'r' [887]  (2.77 ns)

 <State 5>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_8', dilithium2/poly.c:754) on array 'sk' [822]  (2.77 ns)
	'sub' operation ('sub_ln778', dilithium2/poly.c:778) [888]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778', dilithium2/poly.c:778 on array 'r' [890]  (2.77 ns)

 <State 6>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_10', dilithium2/poly.c:759) on array 'sk' [838]  (2.77 ns)
	'sub' operation ('sub_ln779', dilithium2/poly.c:779) [891]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' [893]  (2.77 ns)

 <State 7>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_12', dilithium2/poly.c:767) on array 'sk' [859]  (2.77 ns)
	'sub' operation ('sub_ln781', dilithium2/poly.c:781) [897]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781', dilithium2/poly.c:781 on array 'r' [899]  (2.77 ns)

 <State 8>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_14', dilithium2/poly.c:772) on array 'sk' [876]  (2.77 ns)
	'sub' operation ('sub_ln782', dilithium2/poly.c:782) [900]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782', dilithium2/poly.c:782 on array 'r' [902]  (2.77 ns)

 <State 9>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_32', dilithium2/poly.c:740) on array 'sk' [910]  (2.77 ns)
	'sub' operation ('sub_ln775_1', dilithium2/poly.c:775) [1007]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_1', dilithium2/poly.c:775 on array 'r' [1009]  (2.77 ns)

 <State 10>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_34', dilithium2/poly.c:745) on array 'sk' [924]  (2.77 ns)
	'sub' operation ('sub_ln776_1', dilithium2/poly.c:776) [1010]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_1', dilithium2/poly.c:776 on array 'r' [1012]  (2.77 ns)

 <State 11>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_36', dilithium2/poly.c:753) on array 'sk' [945]  (2.77 ns)
	'or' operation ('or_ln755', dilithium2/poly.c:755) [953]  (0 ns)
	'sub' operation ('sub_ln778_1', dilithium2/poly.c:778) [1016]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_1', dilithium2/poly.c:778 on array 'r' [1018]  (2.77 ns)

 <State 12>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_38', dilithium2/poly.c:758) on array 'sk' [961]  (2.77 ns)
	'sub' operation ('sub_ln779_1', dilithium2/poly.c:779) [1019]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_1', dilithium2/poly.c:779 on array 'r' [1021]  (2.77 ns)

 <State 13>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_40', dilithium2/poly.c:763) on array 'sk' [978]  (2.77 ns)
	'sub' operation ('sub_ln780_1', dilithium2/poly.c:780) [1022]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_1', dilithium2/poly.c:780 on array 'r' [1024]  (2.77 ns)

 <State 14>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_42', dilithium2/poly.c:768) on array 'sk' [992]  (2.77 ns)
	'sub' operation ('sub_ln781_1', dilithium2/poly.c:781) [1025]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_1', dilithium2/poly.c:781 on array 'r' [1027]  (2.77 ns)

 <State 15>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_2', dilithium2/poly.c:739) on array 'sk' [1034]  (2.77 ns)
	'sub' operation ('sub_ln775_2', dilithium2/poly.c:775) [1135]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_2', dilithium2/poly.c:775 on array 'r' [1137]  (2.77 ns)

 <State 16>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_45', dilithium2/poly.c:744) on array 'sk' [1047]  (2.77 ns)
	'or' operation ('or_ln746_32', dilithium2/poly.c:746) [1056]  (0 ns)
	'sub' operation ('sub_ln776_2', dilithium2/poly.c:776) [1138]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_2', dilithium2/poly.c:776 on array 'r' [1140]  (2.77 ns)

 <State 17>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_47', dilithium2/poly.c:749) on array 'sk' [1064]  (2.77 ns)
	'sub' operation ('sub_ln777_2', dilithium2/poly.c:777) [1141]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_2', dilithium2/poly.c:777 on array 'r' [1143]  (2.77 ns)

 <State 18>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_49', dilithium2/poly.c:754) on array 'sk' [1078]  (2.77 ns)
	'sub' operation ('sub_ln778_2', dilithium2/poly.c:778) [1144]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_2', dilithium2/poly.c:778 on array 'r' [1146]  (2.77 ns)

 <State 19>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_51', dilithium2/poly.c:759) on array 'sk' [1094]  (2.77 ns)
	'sub' operation ('sub_ln779_2', dilithium2/poly.c:779) [1147]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_2', dilithium2/poly.c:779 on array 'r' [1149]  (2.77 ns)

 <State 20>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_53', dilithium2/poly.c:767) on array 'sk' [1115]  (2.77 ns)
	'sub' operation ('sub_ln781_2', dilithium2/poly.c:781) [1153]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_2', dilithium2/poly.c:781 on array 'r' [1155]  (2.77 ns)

 <State 21>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_55', dilithium2/poly.c:772) on array 'sk' [1132]  (2.77 ns)
	'sub' operation ('sub_ln782_2', dilithium2/poly.c:782) [1156]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_2', dilithium2/poly.c:782 on array 'r' [1158]  (2.77 ns)

 <State 22>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_57', dilithium2/poly.c:740) on array 'sk' [1166]  (2.77 ns)
	'sub' operation ('sub_ln775_3', dilithium2/poly.c:775) [1263]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_3', dilithium2/poly.c:775 on array 'r' [1265]  (2.77 ns)

 <State 23>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_59', dilithium2/poly.c:745) on array 'sk' [1180]  (2.77 ns)
	'sub' operation ('sub_ln776_3', dilithium2/poly.c:776) [1266]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_3', dilithium2/poly.c:776 on array 'r' [1268]  (2.77 ns)

 <State 24>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_61', dilithium2/poly.c:753) on array 'sk' [1201]  (2.77 ns)
	'or' operation ('or_ln755_33', dilithium2/poly.c:755) [1209]  (0 ns)
	'sub' operation ('sub_ln778_3', dilithium2/poly.c:778) [1272]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_3', dilithium2/poly.c:778 on array 'r' [1274]  (2.77 ns)

 <State 25>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_63', dilithium2/poly.c:758) on array 'sk' [1217]  (2.77 ns)
	'or' operation ('or_ln760_33', dilithium2/poly.c:760) [1226]  (0 ns)
	'sub' operation ('sub_ln779_3', dilithium2/poly.c:779) [1275]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_3', dilithium2/poly.c:779 on array 'r' [1277]  (2.77 ns)

 <State 26>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_65', dilithium2/poly.c:763) on array 'sk' [1234]  (2.77 ns)
	'sub' operation ('sub_ln780_3', dilithium2/poly.c:780) [1278]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_3', dilithium2/poly.c:780 on array 'r' [1280]  (2.77 ns)

 <State 27>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_67', dilithium2/poly.c:768) on array 'sk' [1248]  (2.77 ns)
	'sub' operation ('sub_ln781_3', dilithium2/poly.c:781) [1281]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_3', dilithium2/poly.c:781 on array 'r' [1283]  (2.77 ns)

 <State 28>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_69', dilithium2/poly.c:739) on array 'sk' [1290]  (2.77 ns)
	'sub' operation ('sub_ln775_4', dilithium2/poly.c:775) [1391]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_4', dilithium2/poly.c:775 on array 'r' [1393]  (2.77 ns)

 <State 29>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_71', dilithium2/poly.c:744) on array 'sk' [1303]  (2.77 ns)
	'sub' operation ('sub_ln776_4', dilithium2/poly.c:776) [1394]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_4', dilithium2/poly.c:776 on array 'r' [1396]  (2.77 ns)

 <State 30>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_73', dilithium2/poly.c:749) on array 'sk' [1320]  (2.77 ns)
	'sub' operation ('sub_ln777_4', dilithium2/poly.c:777) [1397]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_4', dilithium2/poly.c:777 on array 'r' [1399]  (2.77 ns)

 <State 31>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_75', dilithium2/poly.c:754) on array 'sk' [1334]  (2.77 ns)
	'sub' operation ('sub_ln778_4', dilithium2/poly.c:778) [1400]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_4', dilithium2/poly.c:778 on array 'r' [1402]  (2.77 ns)

 <State 32>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_77', dilithium2/poly.c:759) on array 'sk' [1350]  (2.77 ns)
	'sub' operation ('sub_ln779_4', dilithium2/poly.c:779) [1403]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_4', dilithium2/poly.c:779 on array 'r' [1405]  (2.77 ns)

 <State 33>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_79', dilithium2/poly.c:767) on array 'sk' [1371]  (2.77 ns)
	'or' operation ('or_ln769_34', dilithium2/poly.c:769) [1380]  (0 ns)
	'sub' operation ('sub_ln781_4', dilithium2/poly.c:781) [1409]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_4', dilithium2/poly.c:781 on array 'r' [1411]  (2.77 ns)

 <State 34>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_81', dilithium2/poly.c:772) on array 'sk' [1388]  (2.77 ns)
	'sub' operation ('sub_ln782_4', dilithium2/poly.c:782) [1412]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_4', dilithium2/poly.c:782 on array 'r' [1414]  (2.77 ns)

 <State 35>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_83', dilithium2/poly.c:740) on array 'sk' [1422]  (2.77 ns)
	'sub' operation ('sub_ln775_5', dilithium2/poly.c:775) [1519]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_5', dilithium2/poly.c:775 on array 'r' [1521]  (2.77 ns)

 <State 36>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_85', dilithium2/poly.c:745) on array 'sk' [1436]  (2.77 ns)
	'sub' operation ('sub_ln776_5', dilithium2/poly.c:776) [1522]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_5', dilithium2/poly.c:776 on array 'r' [1524]  (2.77 ns)

 <State 37>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_87', dilithium2/poly.c:753) on array 'sk' [1457]  (2.77 ns)
	'or' operation ('or_ln755_35', dilithium2/poly.c:755) [1465]  (0 ns)
	'sub' operation ('sub_ln778_5', dilithium2/poly.c:778) [1528]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_5', dilithium2/poly.c:778 on array 'r' [1530]  (2.77 ns)

 <State 38>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_89', dilithium2/poly.c:758) on array 'sk' [1473]  (2.77 ns)
	'or' operation ('or_ln760_35', dilithium2/poly.c:760) [1482]  (0 ns)
	'sub' operation ('sub_ln779_5', dilithium2/poly.c:779) [1531]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_5', dilithium2/poly.c:779 on array 'r' [1533]  (2.77 ns)

 <State 39>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_91', dilithium2/poly.c:763) on array 'sk' [1490]  (2.77 ns)
	'sub' operation ('sub_ln780_5', dilithium2/poly.c:780) [1534]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_5', dilithium2/poly.c:780 on array 'r' [1536]  (2.77 ns)

 <State 40>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_93', dilithium2/poly.c:768) on array 'sk' [1504]  (2.77 ns)
	'sub' operation ('sub_ln781_5', dilithium2/poly.c:781) [1537]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_5', dilithium2/poly.c:781 on array 'r' [1539]  (2.77 ns)

 <State 41>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_95', dilithium2/poly.c:739) on array 'sk' [1546]  (2.77 ns)
	'sub' operation ('sub_ln775_6', dilithium2/poly.c:775) [1647]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_6', dilithium2/poly.c:775 on array 'r' [1649]  (2.77 ns)

 <State 42>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_97', dilithium2/poly.c:744) on array 'sk' [1559]  (2.77 ns)
	'or' operation ('or_ln746_36', dilithium2/poly.c:746) [1568]  (0 ns)
	'sub' operation ('sub_ln776_6', dilithium2/poly.c:776) [1650]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_6', dilithium2/poly.c:776 on array 'r' [1652]  (2.77 ns)

 <State 43>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_99', dilithium2/poly.c:749) on array 'sk' [1576]  (2.77 ns)
	'sub' operation ('sub_ln777_6', dilithium2/poly.c:777) [1653]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_6', dilithium2/poly.c:777 on array 'r' [1655]  (2.77 ns)

 <State 44>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_101', dilithium2/poly.c:754) on array 'sk' [1590]  (2.77 ns)
	'sub' operation ('sub_ln778_6', dilithium2/poly.c:778) [1656]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_6', dilithium2/poly.c:778 on array 'r' [1658]  (2.77 ns)

 <State 45>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_103', dilithium2/poly.c:759) on array 'sk' [1606]  (2.77 ns)
	'sub' operation ('sub_ln779_6', dilithium2/poly.c:779) [1659]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_6', dilithium2/poly.c:779 on array 'r' [1661]  (2.77 ns)

 <State 46>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_105', dilithium2/poly.c:767) on array 'sk' [1627]  (2.77 ns)
	'or' operation ('or_ln769_36', dilithium2/poly.c:769) [1636]  (0 ns)
	'sub' operation ('sub_ln781_6', dilithium2/poly.c:781) [1665]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_6', dilithium2/poly.c:781 on array 'r' [1667]  (2.77 ns)

 <State 47>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_107', dilithium2/poly.c:772) on array 'sk' [1644]  (2.77 ns)
	'sub' operation ('sub_ln782_6', dilithium2/poly.c:782) [1668]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_6', dilithium2/poly.c:782 on array 'r' [1670]  (2.77 ns)

 <State 48>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_109', dilithium2/poly.c:740) on array 'sk' [1678]  (2.77 ns)
	'sub' operation ('sub_ln775_7', dilithium2/poly.c:775) [1775]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_7', dilithium2/poly.c:775 on array 'r' [1777]  (2.77 ns)

 <State 49>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_111', dilithium2/poly.c:745) on array 'sk' [1692]  (2.77 ns)
	'sub' operation ('sub_ln776_7', dilithium2/poly.c:776) [1778]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_7', dilithium2/poly.c:776 on array 'r' [1780]  (2.77 ns)

 <State 50>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_113', dilithium2/poly.c:753) on array 'sk' [1713]  (2.77 ns)
	'or' operation ('or_ln755_37', dilithium2/poly.c:755) [1721]  (0 ns)
	'sub' operation ('sub_ln778_7', dilithium2/poly.c:778) [1784]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_7', dilithium2/poly.c:778 on array 'r' [1786]  (2.77 ns)

 <State 51>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_115', dilithium2/poly.c:758) on array 'sk' [1729]  (2.77 ns)
	'or' operation ('or_ln760_37', dilithium2/poly.c:760) [1738]  (0 ns)
	'sub' operation ('sub_ln779_7', dilithium2/poly.c:779) [1787]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_7', dilithium2/poly.c:779 on array 'r' [1789]  (2.77 ns)

 <State 52>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_117', dilithium2/poly.c:763) on array 'sk' [1746]  (2.77 ns)
	'sub' operation ('sub_ln780_7', dilithium2/poly.c:780) [1790]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_7', dilithium2/poly.c:780 on array 'r' [1792]  (2.77 ns)

 <State 53>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_119', dilithium2/poly.c:768) on array 'sk' [1760]  (2.77 ns)
	'sub' operation ('sub_ln781_7', dilithium2/poly.c:781) [1793]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_7', dilithium2/poly.c:781 on array 'r' [1795]  (2.77 ns)

 <State 54>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_121', dilithium2/poly.c:739) on array 'sk' [1802]  (2.77 ns)
	'sub' operation ('sub_ln775_8', dilithium2/poly.c:775) [1903]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_8', dilithium2/poly.c:775 on array 'r' [1905]  (2.77 ns)

 <State 55>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_123', dilithium2/poly.c:744) on array 'sk' [1815]  (2.77 ns)
	'or' operation ('or_ln746_38', dilithium2/poly.c:746) [1824]  (0 ns)
	'sub' operation ('sub_ln776_8', dilithium2/poly.c:776) [1906]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_8', dilithium2/poly.c:776 on array 'r' [1908]  (2.77 ns)

 <State 56>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_125', dilithium2/poly.c:749) on array 'sk' [1832]  (2.77 ns)
	'sub' operation ('sub_ln777_8', dilithium2/poly.c:777) [1909]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_8', dilithium2/poly.c:777 on array 'r' [1911]  (2.77 ns)

 <State 57>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_127', dilithium2/poly.c:754) on array 'sk' [1846]  (2.77 ns)
	'sub' operation ('sub_ln778_8', dilithium2/poly.c:778) [1912]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_8', dilithium2/poly.c:778 on array 'r' [1914]  (2.77 ns)

 <State 58>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_129', dilithium2/poly.c:759) on array 'sk' [1862]  (2.77 ns)
	'sub' operation ('sub_ln779_8', dilithium2/poly.c:779) [1915]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_8', dilithium2/poly.c:779 on array 'r' [1917]  (2.77 ns)

 <State 59>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_131', dilithium2/poly.c:767) on array 'sk' [1883]  (2.77 ns)
	'or' operation ('or_ln769_38', dilithium2/poly.c:769) [1892]  (0 ns)
	'sub' operation ('sub_ln781_8', dilithium2/poly.c:781) [1921]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_8', dilithium2/poly.c:781 on array 'r' [1923]  (2.77 ns)

 <State 60>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_133', dilithium2/poly.c:772) on array 'sk' [1900]  (2.77 ns)
	'sub' operation ('sub_ln782_8', dilithium2/poly.c:782) [1924]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_8', dilithium2/poly.c:782 on array 'r' [1926]  (2.77 ns)

 <State 61>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_135', dilithium2/poly.c:740) on array 'sk' [1934]  (2.77 ns)
	'sub' operation ('sub_ln775_9', dilithium2/poly.c:775) [2031]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_9', dilithium2/poly.c:775 on array 'r' [2033]  (2.77 ns)

 <State 62>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_137', dilithium2/poly.c:745) on array 'sk' [1948]  (2.77 ns)
	'sub' operation ('sub_ln776_9', dilithium2/poly.c:776) [2034]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_9', dilithium2/poly.c:776 on array 'r' [2036]  (2.77 ns)

 <State 63>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_139', dilithium2/poly.c:753) on array 'sk' [1969]  (2.77 ns)
	'or' operation ('or_ln755_39', dilithium2/poly.c:755) [1977]  (0 ns)
	'sub' operation ('sub_ln778_9', dilithium2/poly.c:778) [2040]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_9', dilithium2/poly.c:778 on array 'r' [2042]  (2.77 ns)

 <State 64>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_141', dilithium2/poly.c:758) on array 'sk' [1985]  (2.77 ns)
	'or' operation ('or_ln760_39', dilithium2/poly.c:760) [1994]  (0 ns)
	'sub' operation ('sub_ln779_9', dilithium2/poly.c:779) [2043]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_9', dilithium2/poly.c:779 on array 'r' [2045]  (2.77 ns)

 <State 65>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_143', dilithium2/poly.c:763) on array 'sk' [2002]  (2.77 ns)
	'sub' operation ('sub_ln780_9', dilithium2/poly.c:780) [2046]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_9', dilithium2/poly.c:780 on array 'r' [2048]  (2.77 ns)

 <State 66>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_145', dilithium2/poly.c:768) on array 'sk' [2016]  (2.77 ns)
	'sub' operation ('sub_ln781_9', dilithium2/poly.c:781) [2049]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_9', dilithium2/poly.c:781 on array 'r' [2051]  (2.77 ns)

 <State 67>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_147', dilithium2/poly.c:739) on array 'sk' [2058]  (2.77 ns)
	'sub' operation ('sub_ln775_10', dilithium2/poly.c:775) [2159]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_10', dilithium2/poly.c:775 on array 'r' [2161]  (2.77 ns)

 <State 68>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_149', dilithium2/poly.c:744) on array 'sk' [2071]  (2.77 ns)
	'or' operation ('or_ln746_40', dilithium2/poly.c:746) [2080]  (0 ns)
	'sub' operation ('sub_ln776_10', dilithium2/poly.c:776) [2162]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_10', dilithium2/poly.c:776 on array 'r' [2164]  (2.77 ns)

 <State 69>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_151', dilithium2/poly.c:749) on array 'sk' [2088]  (2.77 ns)
	'sub' operation ('sub_ln777_10', dilithium2/poly.c:777) [2165]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_10', dilithium2/poly.c:777 on array 'r' [2167]  (2.77 ns)

 <State 70>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_153', dilithium2/poly.c:754) on array 'sk' [2102]  (2.77 ns)
	'sub' operation ('sub_ln778_10', dilithium2/poly.c:778) [2168]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_10', dilithium2/poly.c:778 on array 'r' [2170]  (2.77 ns)

 <State 71>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_155', dilithium2/poly.c:759) on array 'sk' [2118]  (2.77 ns)
	'sub' operation ('sub_ln779_10', dilithium2/poly.c:779) [2171]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_10', dilithium2/poly.c:779 on array 'r' [2173]  (2.77 ns)

 <State 72>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_157', dilithium2/poly.c:767) on array 'sk' [2139]  (2.77 ns)
	'or' operation ('or_ln769_40', dilithium2/poly.c:769) [2148]  (0 ns)
	'sub' operation ('sub_ln781_10', dilithium2/poly.c:781) [2177]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_10', dilithium2/poly.c:781 on array 'r' [2179]  (2.77 ns)

 <State 73>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_159', dilithium2/poly.c:772) on array 'sk' [2156]  (2.77 ns)
	'sub' operation ('sub_ln782_10', dilithium2/poly.c:782) [2180]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_10', dilithium2/poly.c:782 on array 'r' [2182]  (2.77 ns)

 <State 74>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_161', dilithium2/poly.c:740) on array 'sk' [2190]  (2.77 ns)
	'sub' operation ('sub_ln775_11', dilithium2/poly.c:775) [2287]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_11', dilithium2/poly.c:775 on array 'r' [2289]  (2.77 ns)

 <State 75>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_163', dilithium2/poly.c:745) on array 'sk' [2204]  (2.77 ns)
	'sub' operation ('sub_ln776_11', dilithium2/poly.c:776) [2290]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_11', dilithium2/poly.c:776 on array 'r' [2292]  (2.77 ns)

 <State 76>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_165', dilithium2/poly.c:753) on array 'sk' [2225]  (2.77 ns)
	'or' operation ('or_ln755_41', dilithium2/poly.c:755) [2233]  (0 ns)
	'sub' operation ('sub_ln778_11', dilithium2/poly.c:778) [2296]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_11', dilithium2/poly.c:778 on array 'r' [2298]  (2.77 ns)

 <State 77>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_167', dilithium2/poly.c:758) on array 'sk' [2241]  (2.77 ns)
	'or' operation ('or_ln760_41', dilithium2/poly.c:760) [2250]  (0 ns)
	'sub' operation ('sub_ln779_11', dilithium2/poly.c:779) [2299]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_11', dilithium2/poly.c:779 on array 'r' [2301]  (2.77 ns)

 <State 78>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_169', dilithium2/poly.c:763) on array 'sk' [2258]  (2.77 ns)
	'sub' operation ('sub_ln780_11', dilithium2/poly.c:780) [2302]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_11', dilithium2/poly.c:780 on array 'r' [2304]  (2.77 ns)

 <State 79>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_171', dilithium2/poly.c:768) on array 'sk' [2272]  (2.77 ns)
	'sub' operation ('sub_ln781_11', dilithium2/poly.c:781) [2305]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_11', dilithium2/poly.c:781 on array 'r' [2307]  (2.77 ns)

 <State 80>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_173', dilithium2/poly.c:739) on array 'sk' [2314]  (2.77 ns)
	'sub' operation ('sub_ln775_12', dilithium2/poly.c:775) [2415]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_12', dilithium2/poly.c:775 on array 'r' [2417]  (2.77 ns)

 <State 81>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_175', dilithium2/poly.c:744) on array 'sk' [2327]  (2.77 ns)
	'or' operation ('or_ln746_42', dilithium2/poly.c:746) [2336]  (0 ns)
	'sub' operation ('sub_ln776_12', dilithium2/poly.c:776) [2418]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_12', dilithium2/poly.c:776 on array 'r' [2420]  (2.77 ns)

 <State 82>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_177', dilithium2/poly.c:749) on array 'sk' [2344]  (2.77 ns)
	'sub' operation ('sub_ln777_12', dilithium2/poly.c:777) [2421]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_12', dilithium2/poly.c:777 on array 'r' [2423]  (2.77 ns)

 <State 83>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_179', dilithium2/poly.c:754) on array 'sk' [2358]  (2.77 ns)
	'sub' operation ('sub_ln778_12', dilithium2/poly.c:778) [2424]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_12', dilithium2/poly.c:778 on array 'r' [2426]  (2.77 ns)

 <State 84>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_181', dilithium2/poly.c:759) on array 'sk' [2374]  (2.77 ns)
	'sub' operation ('sub_ln779_12', dilithium2/poly.c:779) [2427]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_12', dilithium2/poly.c:779 on array 'r' [2429]  (2.77 ns)

 <State 85>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_183', dilithium2/poly.c:767) on array 'sk' [2395]  (2.77 ns)
	'or' operation ('or_ln769_42', dilithium2/poly.c:769) [2404]  (0 ns)
	'sub' operation ('sub_ln781_12', dilithium2/poly.c:781) [2433]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_12', dilithium2/poly.c:781 on array 'r' [2435]  (2.77 ns)

 <State 86>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_185', dilithium2/poly.c:772) on array 'sk' [2412]  (2.77 ns)
	'sub' operation ('sub_ln782_12', dilithium2/poly.c:782) [2436]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_12', dilithium2/poly.c:782 on array 'r' [2438]  (2.77 ns)

 <State 87>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_187', dilithium2/poly.c:740) on array 'sk' [2446]  (2.77 ns)
	'sub' operation ('sub_ln775_13', dilithium2/poly.c:775) [2543]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_13', dilithium2/poly.c:775 on array 'r' [2545]  (2.77 ns)

 <State 88>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_189', dilithium2/poly.c:745) on array 'sk' [2460]  (2.77 ns)
	'sub' operation ('sub_ln776_13', dilithium2/poly.c:776) [2546]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_13', dilithium2/poly.c:776 on array 'r' [2548]  (2.77 ns)

 <State 89>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_191', dilithium2/poly.c:753) on array 'sk' [2481]  (2.77 ns)
	'or' operation ('or_ln755_43', dilithium2/poly.c:755) [2489]  (0 ns)
	'sub' operation ('sub_ln778_13', dilithium2/poly.c:778) [2552]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_13', dilithium2/poly.c:778 on array 'r' [2554]  (2.77 ns)

 <State 90>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_193', dilithium2/poly.c:758) on array 'sk' [2497]  (2.77 ns)
	'or' operation ('or_ln760_43', dilithium2/poly.c:760) [2506]  (0 ns)
	'sub' operation ('sub_ln779_13', dilithium2/poly.c:779) [2555]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_13', dilithium2/poly.c:779 on array 'r' [2557]  (2.77 ns)

 <State 91>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_195', dilithium2/poly.c:763) on array 'sk' [2514]  (2.77 ns)
	'sub' operation ('sub_ln780_13', dilithium2/poly.c:780) [2558]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_13', dilithium2/poly.c:780 on array 'r' [2560]  (2.77 ns)

 <State 92>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_197', dilithium2/poly.c:768) on array 'sk' [2528]  (2.77 ns)
	'sub' operation ('sub_ln781_13', dilithium2/poly.c:781) [2561]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_13', dilithium2/poly.c:781 on array 'r' [2563]  (2.77 ns)

 <State 93>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_199', dilithium2/poly.c:739) on array 'sk' [2570]  (2.77 ns)
	'sub' operation ('sub_ln775_14', dilithium2/poly.c:775) [2671]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_14', dilithium2/poly.c:775 on array 'r' [2673]  (2.77 ns)

 <State 94>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_201', dilithium2/poly.c:744) on array 'sk' [2583]  (2.77 ns)
	'or' operation ('or_ln746_44', dilithium2/poly.c:746) [2592]  (0 ns)
	'sub' operation ('sub_ln776_14', dilithium2/poly.c:776) [2674]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_14', dilithium2/poly.c:776 on array 'r' [2676]  (2.77 ns)

 <State 95>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_203', dilithium2/poly.c:749) on array 'sk' [2600]  (2.77 ns)
	'sub' operation ('sub_ln777_14', dilithium2/poly.c:777) [2677]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_14', dilithium2/poly.c:777 on array 'r' [2679]  (2.77 ns)

 <State 96>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_205', dilithium2/poly.c:754) on array 'sk' [2614]  (2.77 ns)
	'sub' operation ('sub_ln778_14', dilithium2/poly.c:778) [2680]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_14', dilithium2/poly.c:778 on array 'r' [2682]  (2.77 ns)

 <State 97>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_207', dilithium2/poly.c:759) on array 'sk' [2630]  (2.77 ns)
	'sub' operation ('sub_ln779_14', dilithium2/poly.c:779) [2683]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_14', dilithium2/poly.c:779 on array 'r' [2685]  (2.77 ns)

 <State 98>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_209', dilithium2/poly.c:767) on array 'sk' [2651]  (2.77 ns)
	'or' operation ('or_ln769_44', dilithium2/poly.c:769) [2660]  (0 ns)
	'sub' operation ('sub_ln781_14', dilithium2/poly.c:781) [2689]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_14', dilithium2/poly.c:781 on array 'r' [2691]  (2.77 ns)

 <State 99>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_211', dilithium2/poly.c:772) on array 'sk' [2668]  (2.77 ns)
	'sub' operation ('sub_ln782_14', dilithium2/poly.c:782) [2692]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_14', dilithium2/poly.c:782 on array 'r' [2694]  (2.77 ns)

 <State 100>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_212', dilithium2/poly.c:740) on array 'sk' [2702]  (2.77 ns)
	'sub' operation ('sub_ln775_15', dilithium2/poly.c:775) [2799]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_15', dilithium2/poly.c:775 on array 'r' [2801]  (2.77 ns)

 <State 101>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_214', dilithium2/poly.c:745) on array 'sk' [2716]  (2.77 ns)
	'sub' operation ('sub_ln776_15', dilithium2/poly.c:776) [2802]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_15', dilithium2/poly.c:776 on array 'r' [2804]  (2.77 ns)

 <State 102>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_216', dilithium2/poly.c:753) on array 'sk' [2737]  (2.77 ns)
	'or' operation ('or_ln755_45', dilithium2/poly.c:755) [2745]  (0 ns)
	'sub' operation ('sub_ln778_15', dilithium2/poly.c:778) [2808]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_15', dilithium2/poly.c:778 on array 'r' [2810]  (2.77 ns)

 <State 103>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_218', dilithium2/poly.c:758) on array 'sk' [2753]  (2.77 ns)
	'or' operation ('or_ln760_45', dilithium2/poly.c:760) [2762]  (0 ns)
	'sub' operation ('sub_ln779_15', dilithium2/poly.c:779) [2811]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_15', dilithium2/poly.c:779 on array 'r' [2813]  (2.77 ns)

 <State 104>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_220', dilithium2/poly.c:763) on array 'sk' [2770]  (2.77 ns)
	'sub' operation ('sub_ln780_15', dilithium2/poly.c:780) [2814]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_15', dilithium2/poly.c:780 on array 'r' [2816]  (2.77 ns)

 <State 105>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_222', dilithium2/poly.c:768) on array 'sk' [2784]  (2.77 ns)
	'sub' operation ('sub_ln781_15', dilithium2/poly.c:781) [2817]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_15', dilithium2/poly.c:781 on array 'r' [2819]  (2.77 ns)

 <State 106>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_16', dilithium2/poly.c:739) on array 'sk' [2826]  (2.77 ns)
	'sub' operation ('sub_ln775_16', dilithium2/poly.c:775) [2927]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_16', dilithium2/poly.c:775 on array 'r' [2929]  (2.77 ns)

 <State 107>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_225', dilithium2/poly.c:744) on array 'sk' [2839]  (2.77 ns)
	'or' operation ('or_ln746_46', dilithium2/poly.c:746) [2848]  (0 ns)
	'sub' operation ('sub_ln776_16', dilithium2/poly.c:776) [2930]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_16', dilithium2/poly.c:776 on array 'r' [2932]  (2.77 ns)

 <State 108>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_227', dilithium2/poly.c:749) on array 'sk' [2856]  (2.77 ns)
	'sub' operation ('sub_ln777_16', dilithium2/poly.c:777) [2933]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_16', dilithium2/poly.c:777 on array 'r' [2935]  (2.77 ns)

 <State 109>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_229', dilithium2/poly.c:754) on array 'sk' [2870]  (2.77 ns)
	'sub' operation ('sub_ln778_16', dilithium2/poly.c:778) [2936]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_16', dilithium2/poly.c:778 on array 'r' [2938]  (2.77 ns)

 <State 110>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_231', dilithium2/poly.c:759) on array 'sk' [2886]  (2.77 ns)
	'sub' operation ('sub_ln779_16', dilithium2/poly.c:779) [2939]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_16', dilithium2/poly.c:779 on array 'r' [2941]  (2.77 ns)

 <State 111>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_233', dilithium2/poly.c:767) on array 'sk' [2907]  (2.77 ns)
	'or' operation ('or_ln769_46', dilithium2/poly.c:769) [2916]  (0 ns)
	'sub' operation ('sub_ln781_16', dilithium2/poly.c:781) [2945]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_16', dilithium2/poly.c:781 on array 'r' [2947]  (2.77 ns)

 <State 112>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_235', dilithium2/poly.c:772) on array 'sk' [2924]  (2.77 ns)
	'sub' operation ('sub_ln782_16', dilithium2/poly.c:782) [2948]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_16', dilithium2/poly.c:782 on array 'r' [2950]  (2.77 ns)

 <State 113>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_236', dilithium2/poly.c:740) on array 'sk' [2958]  (2.77 ns)
	'sub' operation ('sub_ln775_17', dilithium2/poly.c:775) [3055]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_17', dilithium2/poly.c:775 on array 'r' [3057]  (2.77 ns)

 <State 114>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_238', dilithium2/poly.c:745) on array 'sk' [2972]  (2.77 ns)
	'sub' operation ('sub_ln776_17', dilithium2/poly.c:776) [3058]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_17', dilithium2/poly.c:776 on array 'r' [3060]  (2.77 ns)

 <State 115>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_240', dilithium2/poly.c:753) on array 'sk' [2993]  (2.77 ns)
	'or' operation ('or_ln755_47', dilithium2/poly.c:755) [3001]  (0 ns)
	'sub' operation ('sub_ln778_17', dilithium2/poly.c:778) [3064]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_17', dilithium2/poly.c:778 on array 'r' [3066]  (2.77 ns)

 <State 116>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_242', dilithium2/poly.c:758) on array 'sk' [3009]  (2.77 ns)
	'or' operation ('or_ln760_47', dilithium2/poly.c:760) [3018]  (0 ns)
	'sub' operation ('sub_ln779_17', dilithium2/poly.c:779) [3067]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_17', dilithium2/poly.c:779 on array 'r' [3069]  (2.77 ns)

 <State 117>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_244', dilithium2/poly.c:763) on array 'sk' [3026]  (2.77 ns)
	'sub' operation ('sub_ln780_17', dilithium2/poly.c:780) [3070]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_17', dilithium2/poly.c:780 on array 'r' [3072]  (2.77 ns)

 <State 118>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_246', dilithium2/poly.c:768) on array 'sk' [3040]  (2.77 ns)
	'sub' operation ('sub_ln781_17', dilithium2/poly.c:781) [3073]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_17', dilithium2/poly.c:781 on array 'r' [3075]  (2.77 ns)

 <State 119>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_18', dilithium2/poly.c:739) on array 'sk' [3082]  (2.77 ns)
	'sub' operation ('sub_ln775_18', dilithium2/poly.c:775) [3183]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_18', dilithium2/poly.c:775 on array 'r' [3185]  (2.77 ns)

 <State 120>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_249', dilithium2/poly.c:744) on array 'sk' [3095]  (2.77 ns)
	'or' operation ('or_ln746_48', dilithium2/poly.c:746) [3104]  (0 ns)
	'sub' operation ('sub_ln776_18', dilithium2/poly.c:776) [3186]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_18', dilithium2/poly.c:776 on array 'r' [3188]  (2.77 ns)

 <State 121>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_251', dilithium2/poly.c:749) on array 'sk' [3112]  (2.77 ns)
	'sub' operation ('sub_ln777_18', dilithium2/poly.c:777) [3189]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_18', dilithium2/poly.c:777 on array 'r' [3191]  (2.77 ns)

 <State 122>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_253', dilithium2/poly.c:754) on array 'sk' [3126]  (2.77 ns)
	'sub' operation ('sub_ln778_18', dilithium2/poly.c:778) [3192]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_18', dilithium2/poly.c:778 on array 'r' [3194]  (2.77 ns)

 <State 123>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_255', dilithium2/poly.c:759) on array 'sk' [3142]  (2.77 ns)
	'sub' operation ('sub_ln779_18', dilithium2/poly.c:779) [3195]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_18', dilithium2/poly.c:779 on array 'r' [3197]  (2.77 ns)

 <State 124>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_257', dilithium2/poly.c:767) on array 'sk' [3163]  (2.77 ns)
	'or' operation ('or_ln769_48', dilithium2/poly.c:769) [3172]  (0 ns)
	'sub' operation ('sub_ln781_18', dilithium2/poly.c:781) [3201]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_18', dilithium2/poly.c:781 on array 'r' [3203]  (2.77 ns)

 <State 125>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_259', dilithium2/poly.c:772) on array 'sk' [3180]  (2.77 ns)
	'sub' operation ('sub_ln782_18', dilithium2/poly.c:782) [3204]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_18', dilithium2/poly.c:782 on array 'r' [3206]  (2.77 ns)

 <State 126>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_260', dilithium2/poly.c:740) on array 'sk' [3214]  (2.77 ns)
	'sub' operation ('sub_ln775_19', dilithium2/poly.c:775) [3311]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_19', dilithium2/poly.c:775 on array 'r' [3313]  (2.77 ns)

 <State 127>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_262', dilithium2/poly.c:745) on array 'sk' [3228]  (2.77 ns)
	'sub' operation ('sub_ln776_19', dilithium2/poly.c:776) [3314]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_19', dilithium2/poly.c:776 on array 'r' [3316]  (2.77 ns)

 <State 128>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_264', dilithium2/poly.c:753) on array 'sk' [3249]  (2.77 ns)
	'or' operation ('or_ln755_49', dilithium2/poly.c:755) [3257]  (0 ns)
	'sub' operation ('sub_ln778_19', dilithium2/poly.c:778) [3320]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_19', dilithium2/poly.c:778 on array 'r' [3322]  (2.77 ns)

 <State 129>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_266', dilithium2/poly.c:758) on array 'sk' [3265]  (2.77 ns)
	'or' operation ('or_ln760_49', dilithium2/poly.c:760) [3274]  (0 ns)
	'sub' operation ('sub_ln779_19', dilithium2/poly.c:779) [3323]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_19', dilithium2/poly.c:779 on array 'r' [3325]  (2.77 ns)

 <State 130>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_268', dilithium2/poly.c:763) on array 'sk' [3282]  (2.77 ns)
	'sub' operation ('sub_ln780_19', dilithium2/poly.c:780) [3326]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_19', dilithium2/poly.c:780 on array 'r' [3328]  (2.77 ns)

 <State 131>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_270', dilithium2/poly.c:768) on array 'sk' [3296]  (2.77 ns)
	'sub' operation ('sub_ln781_19', dilithium2/poly.c:781) [3329]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_19', dilithium2/poly.c:781 on array 'r' [3331]  (2.77 ns)

 <State 132>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_20', dilithium2/poly.c:739) on array 'sk' [3338]  (2.77 ns)
	'sub' operation ('sub_ln775_20', dilithium2/poly.c:775) [3439]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_20', dilithium2/poly.c:775 on array 'r' [3441]  (2.77 ns)

 <State 133>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_273', dilithium2/poly.c:744) on array 'sk' [3351]  (2.77 ns)
	'or' operation ('or_ln746_50', dilithium2/poly.c:746) [3360]  (0 ns)
	'sub' operation ('sub_ln776_20', dilithium2/poly.c:776) [3442]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_20', dilithium2/poly.c:776 on array 'r' [3444]  (2.77 ns)

 <State 134>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_275', dilithium2/poly.c:749) on array 'sk' [3368]  (2.77 ns)
	'sub' operation ('sub_ln777_20', dilithium2/poly.c:777) [3445]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_20', dilithium2/poly.c:777 on array 'r' [3447]  (2.77 ns)

 <State 135>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_277', dilithium2/poly.c:754) on array 'sk' [3382]  (2.77 ns)
	'sub' operation ('sub_ln778_20', dilithium2/poly.c:778) [3448]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_20', dilithium2/poly.c:778 on array 'r' [3450]  (2.77 ns)

 <State 136>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_279', dilithium2/poly.c:759) on array 'sk' [3398]  (2.77 ns)
	'sub' operation ('sub_ln779_20', dilithium2/poly.c:779) [3451]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_20', dilithium2/poly.c:779 on array 'r' [3453]  (2.77 ns)

 <State 137>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_281', dilithium2/poly.c:767) on array 'sk' [3419]  (2.77 ns)
	'or' operation ('or_ln769_50', dilithium2/poly.c:769) [3428]  (0 ns)
	'sub' operation ('sub_ln781_20', dilithium2/poly.c:781) [3457]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_20', dilithium2/poly.c:781 on array 'r' [3459]  (2.77 ns)

 <State 138>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_283', dilithium2/poly.c:772) on array 'sk' [3436]  (2.77 ns)
	'sub' operation ('sub_ln782_20', dilithium2/poly.c:782) [3460]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_20', dilithium2/poly.c:782 on array 'r' [3462]  (2.77 ns)

 <State 139>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_284', dilithium2/poly.c:740) on array 'sk' [3470]  (2.77 ns)
	'sub' operation ('sub_ln775_21', dilithium2/poly.c:775) [3567]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_21', dilithium2/poly.c:775 on array 'r' [3569]  (2.77 ns)

 <State 140>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_286', dilithium2/poly.c:745) on array 'sk' [3484]  (2.77 ns)
	'sub' operation ('sub_ln776_21', dilithium2/poly.c:776) [3570]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_21', dilithium2/poly.c:776 on array 'r' [3572]  (2.77 ns)

 <State 141>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_288', dilithium2/poly.c:753) on array 'sk' [3505]  (2.77 ns)
	'or' operation ('or_ln755_51', dilithium2/poly.c:755) [3513]  (0 ns)
	'sub' operation ('sub_ln778_21', dilithium2/poly.c:778) [3576]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_21', dilithium2/poly.c:778 on array 'r' [3578]  (2.77 ns)

 <State 142>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_290', dilithium2/poly.c:758) on array 'sk' [3521]  (2.77 ns)
	'or' operation ('or_ln760_51', dilithium2/poly.c:760) [3530]  (0 ns)
	'sub' operation ('sub_ln779_21', dilithium2/poly.c:779) [3579]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_21', dilithium2/poly.c:779 on array 'r' [3581]  (2.77 ns)

 <State 143>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_292', dilithium2/poly.c:763) on array 'sk' [3538]  (2.77 ns)
	'sub' operation ('sub_ln780_21', dilithium2/poly.c:780) [3582]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_21', dilithium2/poly.c:780 on array 'r' [3584]  (2.77 ns)

 <State 144>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_294', dilithium2/poly.c:768) on array 'sk' [3552]  (2.77 ns)
	'sub' operation ('sub_ln781_21', dilithium2/poly.c:781) [3585]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_21', dilithium2/poly.c:781 on array 'r' [3587]  (2.77 ns)

 <State 145>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_22', dilithium2/poly.c:739) on array 'sk' [3594]  (2.77 ns)
	'sub' operation ('sub_ln775_22', dilithium2/poly.c:775) [3695]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_22', dilithium2/poly.c:775 on array 'r' [3697]  (2.77 ns)

 <State 146>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_297', dilithium2/poly.c:744) on array 'sk' [3607]  (2.77 ns)
	'or' operation ('or_ln746_52', dilithium2/poly.c:746) [3616]  (0 ns)
	'sub' operation ('sub_ln776_22', dilithium2/poly.c:776) [3698]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_22', dilithium2/poly.c:776 on array 'r' [3700]  (2.77 ns)

 <State 147>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_299', dilithium2/poly.c:749) on array 'sk' [3624]  (2.77 ns)
	'sub' operation ('sub_ln777_22', dilithium2/poly.c:777) [3701]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_22', dilithium2/poly.c:777 on array 'r' [3703]  (2.77 ns)

 <State 148>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_301', dilithium2/poly.c:754) on array 'sk' [3638]  (2.77 ns)
	'sub' operation ('sub_ln778_22', dilithium2/poly.c:778) [3704]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_22', dilithium2/poly.c:778 on array 'r' [3706]  (2.77 ns)

 <State 149>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_303', dilithium2/poly.c:759) on array 'sk' [3654]  (2.77 ns)
	'sub' operation ('sub_ln779_22', dilithium2/poly.c:779) [3707]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_22', dilithium2/poly.c:779 on array 'r' [3709]  (2.77 ns)

 <State 150>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_305', dilithium2/poly.c:767) on array 'sk' [3675]  (2.77 ns)
	'or' operation ('or_ln769_52', dilithium2/poly.c:769) [3684]  (0 ns)
	'sub' operation ('sub_ln781_22', dilithium2/poly.c:781) [3713]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_22', dilithium2/poly.c:781 on array 'r' [3715]  (2.77 ns)

 <State 151>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_307', dilithium2/poly.c:772) on array 'sk' [3692]  (2.77 ns)
	'sub' operation ('sub_ln782_22', dilithium2/poly.c:782) [3716]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_22', dilithium2/poly.c:782 on array 'r' [3718]  (2.77 ns)

 <State 152>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_308', dilithium2/poly.c:740) on array 'sk' [3726]  (2.77 ns)
	'sub' operation ('sub_ln775_23', dilithium2/poly.c:775) [3823]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_23', dilithium2/poly.c:775 on array 'r' [3825]  (2.77 ns)

 <State 153>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_310', dilithium2/poly.c:745) on array 'sk' [3740]  (2.77 ns)
	'sub' operation ('sub_ln776_23', dilithium2/poly.c:776) [3826]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_23', dilithium2/poly.c:776 on array 'r' [3828]  (2.77 ns)

 <State 154>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_312', dilithium2/poly.c:753) on array 'sk' [3761]  (2.77 ns)
	'or' operation ('or_ln755_53', dilithium2/poly.c:755) [3769]  (0 ns)
	'sub' operation ('sub_ln778_23', dilithium2/poly.c:778) [3832]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_23', dilithium2/poly.c:778 on array 'r' [3834]  (2.77 ns)

 <State 155>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_314', dilithium2/poly.c:758) on array 'sk' [3777]  (2.77 ns)
	'or' operation ('or_ln760_53', dilithium2/poly.c:760) [3786]  (0 ns)
	'sub' operation ('sub_ln779_23', dilithium2/poly.c:779) [3835]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_23', dilithium2/poly.c:779 on array 'r' [3837]  (2.77 ns)

 <State 156>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_316', dilithium2/poly.c:763) on array 'sk' [3794]  (2.77 ns)
	'sub' operation ('sub_ln780_23', dilithium2/poly.c:780) [3838]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_23', dilithium2/poly.c:780 on array 'r' [3840]  (2.77 ns)

 <State 157>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_318', dilithium2/poly.c:768) on array 'sk' [3808]  (2.77 ns)
	'sub' operation ('sub_ln781_23', dilithium2/poly.c:781) [3841]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_23', dilithium2/poly.c:781 on array 'r' [3843]  (2.77 ns)

 <State 158>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_24', dilithium2/poly.c:739) on array 'sk' [3850]  (2.77 ns)
	'sub' operation ('sub_ln775_24', dilithium2/poly.c:775) [3951]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_24', dilithium2/poly.c:775 on array 'r' [3953]  (2.77 ns)

 <State 159>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_321', dilithium2/poly.c:744) on array 'sk' [3863]  (2.77 ns)
	'or' operation ('or_ln746_54', dilithium2/poly.c:746) [3872]  (0 ns)
	'sub' operation ('sub_ln776_24', dilithium2/poly.c:776) [3954]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_24', dilithium2/poly.c:776 on array 'r' [3956]  (2.77 ns)

 <State 160>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_323', dilithium2/poly.c:749) on array 'sk' [3880]  (2.77 ns)
	'sub' operation ('sub_ln777_24', dilithium2/poly.c:777) [3957]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_24', dilithium2/poly.c:777 on array 'r' [3959]  (2.77 ns)

 <State 161>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_325', dilithium2/poly.c:754) on array 'sk' [3894]  (2.77 ns)
	'sub' operation ('sub_ln778_24', dilithium2/poly.c:778) [3960]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_24', dilithium2/poly.c:778 on array 'r' [3962]  (2.77 ns)

 <State 162>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_327', dilithium2/poly.c:759) on array 'sk' [3910]  (2.77 ns)
	'sub' operation ('sub_ln779_24', dilithium2/poly.c:779) [3963]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_24', dilithium2/poly.c:779 on array 'r' [3965]  (2.77 ns)

 <State 163>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_329', dilithium2/poly.c:767) on array 'sk' [3931]  (2.77 ns)
	'or' operation ('or_ln769_54', dilithium2/poly.c:769) [3940]  (0 ns)
	'sub' operation ('sub_ln781_24', dilithium2/poly.c:781) [3969]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_24', dilithium2/poly.c:781 on array 'r' [3971]  (2.77 ns)

 <State 164>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_331', dilithium2/poly.c:772) on array 'sk' [3948]  (2.77 ns)
	'sub' operation ('sub_ln782_24', dilithium2/poly.c:782) [3972]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_24', dilithium2/poly.c:782 on array 'r' [3974]  (2.77 ns)

 <State 165>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_332', dilithium2/poly.c:740) on array 'sk' [3982]  (2.77 ns)
	'sub' operation ('sub_ln775_25', dilithium2/poly.c:775) [4079]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_25', dilithium2/poly.c:775 on array 'r' [4081]  (2.77 ns)

 <State 166>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_334', dilithium2/poly.c:745) on array 'sk' [3996]  (2.77 ns)
	'sub' operation ('sub_ln776_25', dilithium2/poly.c:776) [4082]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_25', dilithium2/poly.c:776 on array 'r' [4084]  (2.77 ns)

 <State 167>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_336', dilithium2/poly.c:753) on array 'sk' [4017]  (2.77 ns)
	'or' operation ('or_ln755_55', dilithium2/poly.c:755) [4025]  (0 ns)
	'sub' operation ('sub_ln778_25', dilithium2/poly.c:778) [4088]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_25', dilithium2/poly.c:778 on array 'r' [4090]  (2.77 ns)

 <State 168>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_338', dilithium2/poly.c:758) on array 'sk' [4033]  (2.77 ns)
	'or' operation ('or_ln760_55', dilithium2/poly.c:760) [4042]  (0 ns)
	'sub' operation ('sub_ln779_25', dilithium2/poly.c:779) [4091]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_25', dilithium2/poly.c:779 on array 'r' [4093]  (2.77 ns)

 <State 169>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_340', dilithium2/poly.c:763) on array 'sk' [4050]  (2.77 ns)
	'sub' operation ('sub_ln780_25', dilithium2/poly.c:780) [4094]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_25', dilithium2/poly.c:780 on array 'r' [4096]  (2.77 ns)

 <State 170>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_342', dilithium2/poly.c:768) on array 'sk' [4064]  (2.77 ns)
	'sub' operation ('sub_ln781_25', dilithium2/poly.c:781) [4097]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_25', dilithium2/poly.c:781 on array 'r' [4099]  (2.77 ns)

 <State 171>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_26', dilithium2/poly.c:739) on array 'sk' [4106]  (2.77 ns)
	'sub' operation ('sub_ln775_26', dilithium2/poly.c:775) [4207]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_26', dilithium2/poly.c:775 on array 'r' [4209]  (2.77 ns)

 <State 172>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_345', dilithium2/poly.c:744) on array 'sk' [4119]  (2.77 ns)
	'or' operation ('or_ln746_56', dilithium2/poly.c:746) [4128]  (0 ns)
	'sub' operation ('sub_ln776_26', dilithium2/poly.c:776) [4210]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_26', dilithium2/poly.c:776 on array 'r' [4212]  (2.77 ns)

 <State 173>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_347', dilithium2/poly.c:749) on array 'sk' [4136]  (2.77 ns)
	'sub' operation ('sub_ln777_26', dilithium2/poly.c:777) [4213]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_26', dilithium2/poly.c:777 on array 'r' [4215]  (2.77 ns)

 <State 174>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_349', dilithium2/poly.c:754) on array 'sk' [4150]  (2.77 ns)
	'sub' operation ('sub_ln778_26', dilithium2/poly.c:778) [4216]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_26', dilithium2/poly.c:778 on array 'r' [4218]  (2.77 ns)

 <State 175>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_351', dilithium2/poly.c:759) on array 'sk' [4166]  (2.77 ns)
	'sub' operation ('sub_ln779_26', dilithium2/poly.c:779) [4219]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_26', dilithium2/poly.c:779 on array 'r' [4221]  (2.77 ns)

 <State 176>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_353', dilithium2/poly.c:767) on array 'sk' [4187]  (2.77 ns)
	'or' operation ('or_ln769_56', dilithium2/poly.c:769) [4196]  (0 ns)
	'sub' operation ('sub_ln781_26', dilithium2/poly.c:781) [4225]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_26', dilithium2/poly.c:781 on array 'r' [4227]  (2.77 ns)

 <State 177>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_355', dilithium2/poly.c:772) on array 'sk' [4204]  (2.77 ns)
	'sub' operation ('sub_ln782_26', dilithium2/poly.c:782) [4228]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_26', dilithium2/poly.c:782 on array 'r' [4230]  (2.77 ns)

 <State 178>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_356', dilithium2/poly.c:740) on array 'sk' [4238]  (2.77 ns)
	'sub' operation ('sub_ln775_27', dilithium2/poly.c:775) [4335]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_27', dilithium2/poly.c:775 on array 'r' [4337]  (2.77 ns)

 <State 179>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_358', dilithium2/poly.c:745) on array 'sk' [4252]  (2.77 ns)
	'sub' operation ('sub_ln776_27', dilithium2/poly.c:776) [4338]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_27', dilithium2/poly.c:776 on array 'r' [4340]  (2.77 ns)

 <State 180>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_360', dilithium2/poly.c:753) on array 'sk' [4273]  (2.77 ns)
	'or' operation ('or_ln755_57', dilithium2/poly.c:755) [4281]  (0 ns)
	'sub' operation ('sub_ln778_27', dilithium2/poly.c:778) [4344]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_27', dilithium2/poly.c:778 on array 'r' [4346]  (2.77 ns)

 <State 181>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_362', dilithium2/poly.c:758) on array 'sk' [4289]  (2.77 ns)
	'or' operation ('or_ln760_57', dilithium2/poly.c:760) [4298]  (0 ns)
	'sub' operation ('sub_ln779_27', dilithium2/poly.c:779) [4347]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_27', dilithium2/poly.c:779 on array 'r' [4349]  (2.77 ns)

 <State 182>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_364', dilithium2/poly.c:763) on array 'sk' [4306]  (2.77 ns)
	'sub' operation ('sub_ln780_27', dilithium2/poly.c:780) [4350]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_27', dilithium2/poly.c:780 on array 'r' [4352]  (2.77 ns)

 <State 183>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_366', dilithium2/poly.c:768) on array 'sk' [4320]  (2.77 ns)
	'sub' operation ('sub_ln781_27', dilithium2/poly.c:781) [4353]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_27', dilithium2/poly.c:781 on array 'r' [4355]  (2.77 ns)

 <State 184>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_28', dilithium2/poly.c:739) on array 'sk' [4362]  (2.77 ns)
	'sub' operation ('sub_ln775_28', dilithium2/poly.c:775) [4463]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_28', dilithium2/poly.c:775 on array 'r' [4465]  (2.77 ns)

 <State 185>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_369', dilithium2/poly.c:744) on array 'sk' [4375]  (2.77 ns)
	'or' operation ('or_ln746_58', dilithium2/poly.c:746) [4384]  (0 ns)
	'sub' operation ('sub_ln776_28', dilithium2/poly.c:776) [4466]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_28', dilithium2/poly.c:776 on array 'r' [4468]  (2.77 ns)

 <State 186>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_371', dilithium2/poly.c:749) on array 'sk' [4392]  (2.77 ns)
	'sub' operation ('sub_ln777_28', dilithium2/poly.c:777) [4469]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_28', dilithium2/poly.c:777 on array 'r' [4471]  (2.77 ns)

 <State 187>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_373', dilithium2/poly.c:754) on array 'sk' [4406]  (2.77 ns)
	'sub' operation ('sub_ln778_28', dilithium2/poly.c:778) [4472]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_28', dilithium2/poly.c:778 on array 'r' [4474]  (2.77 ns)

 <State 188>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_375', dilithium2/poly.c:759) on array 'sk' [4422]  (2.77 ns)
	'sub' operation ('sub_ln779_28', dilithium2/poly.c:779) [4475]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_28', dilithium2/poly.c:779 on array 'r' [4477]  (2.77 ns)

 <State 189>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_377', dilithium2/poly.c:767) on array 'sk' [4443]  (2.77 ns)
	'or' operation ('or_ln769_58', dilithium2/poly.c:769) [4452]  (0 ns)
	'sub' operation ('sub_ln781_28', dilithium2/poly.c:781) [4481]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_28', dilithium2/poly.c:781 on array 'r' [4483]  (2.77 ns)

 <State 190>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_379', dilithium2/poly.c:772) on array 'sk' [4460]  (2.77 ns)
	'sub' operation ('sub_ln782_28', dilithium2/poly.c:782) [4484]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_28', dilithium2/poly.c:782 on array 'r' [4486]  (2.77 ns)

 <State 191>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_380', dilithium2/poly.c:740) on array 'sk' [4494]  (2.77 ns)
	'sub' operation ('sub_ln775_29', dilithium2/poly.c:775) [4591]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_29', dilithium2/poly.c:775 on array 'r' [4593]  (2.77 ns)

 <State 192>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_382', dilithium2/poly.c:745) on array 'sk' [4508]  (2.77 ns)
	'sub' operation ('sub_ln776_29', dilithium2/poly.c:776) [4594]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_29', dilithium2/poly.c:776 on array 'r' [4596]  (2.77 ns)

 <State 193>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_384', dilithium2/poly.c:753) on array 'sk' [4529]  (2.77 ns)
	'or' operation ('or_ln755_59', dilithium2/poly.c:755) [4537]  (0 ns)
	'sub' operation ('sub_ln778_29', dilithium2/poly.c:778) [4600]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_29', dilithium2/poly.c:778 on array 'r' [4602]  (2.77 ns)

 <State 194>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_386', dilithium2/poly.c:758) on array 'sk' [4545]  (2.77 ns)
	'or' operation ('or_ln760_59', dilithium2/poly.c:760) [4554]  (0 ns)
	'sub' operation ('sub_ln779_29', dilithium2/poly.c:779) [4603]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_29', dilithium2/poly.c:779 on array 'r' [4605]  (2.77 ns)

 <State 195>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_388', dilithium2/poly.c:763) on array 'sk' [4562]  (2.77 ns)
	'sub' operation ('sub_ln780_29', dilithium2/poly.c:780) [4606]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_29', dilithium2/poly.c:780 on array 'r' [4608]  (2.77 ns)

 <State 196>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_390', dilithium2/poly.c:768) on array 'sk' [4576]  (2.77 ns)
	'sub' operation ('sub_ln781_29', dilithium2/poly.c:781) [4609]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_29', dilithium2/poly.c:781 on array 'r' [4611]  (2.77 ns)

 <State 197>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_30', dilithium2/poly.c:739) on array 'sk' [4618]  (2.77 ns)
	'sub' operation ('sub_ln775_30', dilithium2/poly.c:775) [4719]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_30', dilithium2/poly.c:775 on array 'r' [4721]  (2.77 ns)

 <State 198>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_393', dilithium2/poly.c:744) on array 'sk' [4631]  (2.77 ns)
	'or' operation ('or_ln746_60', dilithium2/poly.c:746) [4640]  (0 ns)
	'sub' operation ('sub_ln776_30', dilithium2/poly.c:776) [4722]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_30', dilithium2/poly.c:776 on array 'r' [4724]  (2.77 ns)

 <State 199>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_395', dilithium2/poly.c:749) on array 'sk' [4648]  (2.77 ns)
	'sub' operation ('sub_ln777_30', dilithium2/poly.c:777) [4725]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777_30', dilithium2/poly.c:777 on array 'r' [4727]  (2.77 ns)

 <State 200>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_397', dilithium2/poly.c:754) on array 'sk' [4662]  (2.77 ns)
	'sub' operation ('sub_ln778_30', dilithium2/poly.c:778) [4728]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_30', dilithium2/poly.c:778 on array 'r' [4730]  (2.77 ns)

 <State 201>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_399', dilithium2/poly.c:759) on array 'sk' [4678]  (2.77 ns)
	'sub' operation ('sub_ln779_30', dilithium2/poly.c:779) [4731]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_30', dilithium2/poly.c:779 on array 'r' [4733]  (2.77 ns)

 <State 202>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_401', dilithium2/poly.c:767) on array 'sk' [4699]  (2.77 ns)
	'or' operation ('or_ln769_60', dilithium2/poly.c:769) [4708]  (0 ns)
	'sub' operation ('sub_ln781_30', dilithium2/poly.c:781) [4737]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_30', dilithium2/poly.c:781 on array 'r' [4739]  (2.77 ns)

 <State 203>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_403', dilithium2/poly.c:772) on array 'sk' [4716]  (2.77 ns)
	'sub' operation ('sub_ln782_30', dilithium2/poly.c:782) [4740]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782_30', dilithium2/poly.c:782 on array 'r' [4742]  (2.77 ns)

 <State 204>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_404', dilithium2/poly.c:740) on array 'sk' [4750]  (2.77 ns)
	'sub' operation ('sub_ln775_31', dilithium2/poly.c:775) [4847]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775_31', dilithium2/poly.c:775 on array 'r' [4849]  (2.77 ns)

 <State 205>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_406', dilithium2/poly.c:745) on array 'sk' [4764]  (2.77 ns)
	'sub' operation ('sub_ln776_31', dilithium2/poly.c:776) [4850]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776_31', dilithium2/poly.c:776 on array 'r' [4852]  (2.77 ns)

 <State 206>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_408', dilithium2/poly.c:753) on array 'sk' [4785]  (2.77 ns)
	'or' operation ('or_ln755_61', dilithium2/poly.c:755) [4793]  (0 ns)
	'sub' operation ('sub_ln778_31', dilithium2/poly.c:778) [4856]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778_31', dilithium2/poly.c:778 on array 'r' [4858]  (2.77 ns)

 <State 207>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_410', dilithium2/poly.c:758) on array 'sk' [4801]  (2.77 ns)
	'or' operation ('or_ln760_61', dilithium2/poly.c:760) [4810]  (0 ns)
	'sub' operation ('sub_ln779_31', dilithium2/poly.c:779) [4859]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779_31', dilithium2/poly.c:779 on array 'r' [4861]  (2.77 ns)

 <State 208>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_412', dilithium2/poly.c:763) on array 'sk' [4818]  (2.77 ns)
	'sub' operation ('sub_ln780_31', dilithium2/poly.c:780) [4862]  (1.81 ns)
	'store' operation ('store_ln780', dilithium2/poly.c:780) of variable 'sext_ln780_31', dilithium2/poly.c:780 on array 'r' [4864]  (2.77 ns)

 <State 209>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_414', dilithium2/poly.c:768) on array 'sk' [4832]  (2.77 ns)
	'sub' operation ('sub_ln781_31', dilithium2/poly.c:781) [4865]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781_31', dilithium2/poly.c:781 on array 'r' [4867]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
