#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5652475474f0 .scope module, "reg_file_tb" "reg_file_tb" 2 5;
 .timescale 0 0;
v0x5652475a5760_0 .var "CLK", 0 0;
v0x5652475a5820_0 .var "READREG1", 2 0;
v0x5652475a58f0_0 .var "READREG2", 2 0;
v0x5652475a59f0_0 .net "REGOUT1", 7 0, v0x5652475a49f0_0;  1 drivers
v0x5652475a5ac0_0 .net "REGOUT2", 7 0, v0x5652475a4c00_0;  1 drivers
v0x5652475a5b60_0 .var "RESET", 0 0;
v0x5652475a5c30_0 .var "WRITEDATA", 7 0;
v0x5652475a5d00_0 .var "WRITEENABLE", 0 0;
v0x5652475a5dd0_0 .var "WRITEREG", 2 0;
S_0x565247547680 .scope module, "myregfile" "reg_file" 2 16, 2 94 0, S_0x5652475474f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x5652475859f0_0 .net "CLK", 0 0, v0x5652475a5760_0;  1 drivers
v0x5652475a4850_0 .net/s "IN", 7 0, v0x5652475a5c30_0;  1 drivers
v0x5652475a4930_0 .net "INADDRESS", 2 0, v0x5652475a5dd0_0;  1 drivers
v0x5652475a49f0_0 .var/s "OUT1", 7 0;
v0x5652475a4ad0_0 .net "OUT1ADDRESS", 2 0, v0x5652475a5820_0;  1 drivers
v0x5652475a4c00_0 .var/s "OUT2", 7 0;
v0x5652475a4ce0_0 .net "OUT2ADDRESS", 2 0, v0x5652475a58f0_0;  1 drivers
v0x5652475a4dc0_0 .net "RESET", 0 0, v0x5652475a5b60_0;  1 drivers
v0x5652475a4e80_0 .net "WRITE", 0 0, v0x5652475a5d00_0;  1 drivers
v0x5652475a4f40_0 .var/s "register0", 7 0;
v0x5652475a5020_0 .var/s "register1", 7 0;
v0x5652475a5100_0 .var/s "register2", 7 0;
v0x5652475a51e0_0 .var/s "register3", 7 0;
v0x5652475a52c0_0 .var/s "register4", 7 0;
v0x5652475a53a0_0 .var/s "register5", 7 0;
v0x5652475a5480_0 .var/s "register6", 7 0;
v0x5652475a5560_0 .var/s "register7", 7 0;
E_0x5652475884e0 .event anyedge, v0x5652475859f0_0, v0x5652475a4ce0_0, v0x5652475a4ad0_0;
E_0x565247588640 .event posedge, v0x5652475859f0_0;
    .scope S_0x565247547680;
T_0 ;
    %wait E_0x565247588640;
    %load/vec4 v0x5652475a4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a4f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a5020_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a5100_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a51e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a52c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a53a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a5480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5652475a5560_0, 0, 8;
T_0.0 ;
    %load/vec4 v0x5652475a4e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5652475a4930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a4f40_0, 0, 8;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a5020_0, 0, 8;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a5100_0, 0, 8;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a51e0_0, 0, 8;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a52c0_0, 0, 8;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a53a0_0, 0, 8;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a5480_0, 0, 8;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x5652475a4850_0;
    %store/vec4 v0x5652475a5560_0, 0, 8;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565247547680;
T_1 ;
    %wait E_0x5652475884e0;
    %delay 2, 0;
    %load/vec4 v0x5652475a4ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x5652475a4f40_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x5652475a5020_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x5652475a5100_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x5652475a51e0_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x5652475a52c0_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x5652475a53a0_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x5652475a5480_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x5652475a5560_0;
    %store/vec4 v0x5652475a49f0_0, 0, 8;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5652475a4ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.9 ;
    %load/vec4 v0x5652475a4f40_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.10 ;
    %load/vec4 v0x5652475a5020_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.11 ;
    %load/vec4 v0x5652475a5100_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.12 ;
    %load/vec4 v0x5652475a51e0_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.13 ;
    %load/vec4 v0x5652475a52c0_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.14 ;
    %load/vec4 v0x5652475a53a0_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.15 ;
    %load/vec4 v0x5652475a5480_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x5652475a5560_0;
    %store/vec4 v0x5652475a4c00_0, 0, 8;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5652475474f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5760_0, 0, 1;
    %vpi_call 2 25 "$dumpfile", "task2.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5652475474f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5b60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5652475a5820_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5652475a58f0_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5b60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5652475a5dd0_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x5652475a5c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5652475a5820_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5652475a5dd0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x5652475a5c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5652475a5820_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5652475a5dd0_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5652475a5c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5652475a5c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5652475a5dd0_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5652475a5c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652475a5d00_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5652475474f0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x5652475a5760_0;
    %inv;
    %store/vec4 v0x5652475a5760_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegisterFile.v";
