{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 20:10:42 2019 " "Info: Processing started: Tue Dec 03 20:10:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpr -c gpr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gpr -c gpr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpr-lyh " "Info: Found design unit 1: gpr-lyh" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Info: Found entity 1: gpr" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpr " "Info: Elaborating entity \"gpr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra gpr.vhd(17) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(17): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(17) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(17): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra gpr.vhd(18) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(18): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(18) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra gpr.vhd(19) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(19): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(19) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(19): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wa gpr.vhd(21) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(21): signal \"wa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a gpr.vhd(21) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wa gpr.vhd(22) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(22): signal \"wa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b gpr.vhd(22) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wa gpr.vhd(23) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(23): signal \"wa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c gpr.vhd(23) " "Warning (10492): VHDL Process Statement warning at gpr.vhd(23): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 gpr.vhd(14) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(14): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 gpr.vhd(14) " "Warning (10631): VHDL Process Statement warning at gpr.vhd(14): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[0\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[1\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[2\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[3\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[4\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[4\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[5\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[5\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[6\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[6\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[7\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a1\[7\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[0\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[0\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[1\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[1\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[2\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[2\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[3\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[3\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[4\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[4\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[5\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[5\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[6\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[6\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[7\] gpr.vhd(14) " "Info (10041): Inferred latch for \"a0\[7\]\" at gpr.vhd(14)" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[0\]\$latch " "Warning: Latch a0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[1\]\$latch " "Warning: Latch a0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[2\]\$latch " "Warning: Latch a0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[3\]\$latch " "Warning: Latch a0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[4\]\$latch " "Warning: Latch a0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[5\]\$latch " "Warning: Latch a0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[6\]\$latch " "Warning: Latch a0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a0\[7\]\$latch " "Warning: Latch a0\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ra\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ra\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[0\]\$latch " "Warning: Latch a1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[1\]\$latch " "Warning: Latch a1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[2\]\$latch " "Warning: Latch a1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[3\]\$latch " "Warning: Latch a1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[4\]\$latch " "Warning: Latch a1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[5\]\$latch " "Warning: Latch a1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[6\]\$latch " "Warning: Latch a1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "a1\[7\]\$latch " "Warning: Latch a1\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wa\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal wa\[1\]" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Info: Implemented 77 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 20:10:44 2019 " "Info: Processing ended: Tue Dec 03 20:10:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
