Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle pa -w toplevel.ngd 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Feb 22 12:33:59 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                   686 out of  30,064    2%
    Number used as Flip Flops:                 684
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,881 out of  15,032   12%
    Number used as logic:                      642 out of  15,032    4%
      Number using O6 output only:             426
      Number using O5 output only:              22
      Number using O5 and O6:                  194
      Number used as ROM:                        0
    Number used as Memory:                     182 out of   3,664    4%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            54
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,057
      Number with same-slice register load:     31
      Number with same-slice carry load:         2
      Number with other load:                1,024

Slice Logic Distribution:
  Number of occupied Slices:                   605 out of   3,758   16%
  Number of MUXCYs used:                       116 out of   7,516    1%
  Number of LUT Flip Flop pairs used:        2,060
    Number with an unused Flip Flop:         1,454 out of   2,060   70%
    Number with an unused LUT:                 179 out of   2,060    8%
    Number of fully used LUT-FF pairs:         427 out of   2,060   20%
    Number of unique control sets:              79
    Number of slice register sites lost
      to control set restrictions:             360 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     186    2%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      52   15%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  827 MB
Total REAL time to MAP completion:  46 secs 
Total CPU time to MAP completion:   45 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Map:83 - The range defined by columns 27, 27 and rows 48, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
WARNING:Map:83 - The range defined by columns 53, 53 and rows 40, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[0].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[1].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[2].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[3].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[4].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[5].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[6].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[7].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[0].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[1].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[2].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[3].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[4].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[5].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[6].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[7].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx25' is a WebPack part.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data[20] has no load.
INFO:LIT:395 - The above info message is repeated 49 more times for the
   following (max. 5 shown):
   mcs_0/U0/iomodule_0/write_data[16],
   mcs_0/U0/iomodule_0/write_data[21],
   mcs_0/U0/iomodule_0/write_data[17],
   mcs_0/U0/iomodule_0/write_data[22],
   mcs_0/U0/iomodule_0/write_data[18]
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  79 block(s) removed
  78 block(s) optimized away
 101 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "mcs_0/U0/iomodule_0/write_data[20]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_20" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[16]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_16" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[21]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_21" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[17]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_17" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[22]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_22" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[18]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_18" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[23]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_23" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[19]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_19" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[24]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_24" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[25]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_25" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[30]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_30" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[26]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_26" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[31]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_31" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[27]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_27" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[28]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_28" (FF) removed.
The signal "mcs_0/U0/iomodule_0/write_data[29]" is loadless and has been
removed.
 Loadless block "mcs_0/U0/iomodule_0/write_data_29" (FF) removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/LO" is loadless and has been removed.
 Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/O" is loadless and has been removed.
   Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X" (MUX) removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/LO" is loadless and has been removed.
 Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/O" is loadless and has been removed.
   Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L" (MUX) removed.
Loadless block "mcs_0/U0/Debug.mdm_0/BUFG_DRCK1" (CKBUF) removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[0]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[1]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[2]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[3]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[4]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[5]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[6]" is loadless and has
been removed.
Loadless block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_
rdBus_FDRE" (SFF) removed.
 The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/rx_Data[7]" is loadless and has
been removed.
Loadless block "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE"
(SFF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6" (LUT6_2) removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i[1
]" is loadless and has been removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i[0
]" is loadless and has been removed.
The signal "apuf_multi_inst_1/apuf_array[7].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[7].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[6].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[6].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[5].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[5].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[4].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[4].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[3].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[3].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[2].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[2].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[1].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[1].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[0].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_1/apuf_array[0].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[7].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[7].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[6].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[6].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[5].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[5].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[4].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[4].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[3].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[3].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[2].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[2].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[1].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[1].apuf_instance/N1" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[0].apuf_instance/N0" is sourceless and
has been removed.
The signal "apuf_multi_inst_2/apuf_array[0].apuf_instance/N1" is sourceless and
has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[0]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].XORCY_I" (XOR) removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd" is
unused and has been removed.
 Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd1"
(ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[3]"
is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I" (MUX) removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[2]"
is unused and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
      The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
       Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I" (MUX) removed.
        The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[1]"
is unused and has been removed.
         Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
          The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
           Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I" (MUX) removed.
        The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
         Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[3].XORCY_I_rt" is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[3].XORCY_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[3]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[3].XORCY_I" (XOR) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[3]" is unused
and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_3" (FF)
removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[2]" is unused
and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_2" (FF)
removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[1]" is unused
and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_1" (FF)
removed.
      The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[0]" is unused
and has been removed.
       Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_0" (FF)
removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[6]" is unused
and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_6" (FF)
removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[5]" is unused
and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_5" (FF)
removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[4]" is unused
and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_4" (FF)
removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[1]"
is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I" (MUX) removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set
" is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set
" (ROM) removed.
  The signal "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK" is
unused and has been removed.
   Unused block "mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK" (FF)
removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[1]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].XORCY_I" (XOR) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[2]"
is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[1].Used_MuxCY.MUXCY_L_I" (MUX) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[3]"
is unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I/O" is unused and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I" (MUX) removed.
    The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I_rt" is unused and has been removed.
     Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].Used_MuxCY.MUXCY_L_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[1]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[1].XORCY_I" (XOR) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[3]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[3].XORCY_I" (XOR) removed.
  The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[3].XORCY_I_rt" is unused and has been removed.
   Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[3].XORCY_I_rt" (ROM) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[2]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[2].XORCY_I" (XOR) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[2]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counter
s[2].XORCY_I" (XOR) removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[7]" is unused
and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_7" (FF)
removed.
The signal
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[0]" is
unused and has been removed.
 Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counter
s[0].XORCY_I" (XOR) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].
SRL16E_I" (SRL16E) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target.low_addr_i_INST" (LUT6_2) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT3
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_U
ART.fifo_DOut[0]_mux_28_OUT2_SW0
   optimized to 0
LUT3
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_U
ART.fifo_DOut[0]_mux_28_OUT4_SW0
   optimized to 0
FD 		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counte
rs[0].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counte
rs[1].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counte
rs[2].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counte
rs[3].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counte
rs[0].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counte
rs[1].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counte
rs[2].FDRE_I
   optimized to 0
FDRE
		mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counte
rs[3].FDRE_I
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i
   optimized to 0
LUT3
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_
Carry_Decoding.alu_carry_select_LUT
   optimized to 0
GND 		mcs_0/XST_GND
VCC 		mcs_0/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[0].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[0].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[1].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[1].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[2].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[2].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[3].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[3].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[4].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[4].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[5].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[5].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[6].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[6].apuf_instance/XST_VCC
GND 		apuf_multi_inst_1/apuf_array[7].apuf_instance/XST_GND
VCC 		apuf_multi_inst_1/apuf_array[7].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[0].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[0].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[1].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[1].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[2].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[2].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[3].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[3].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[4].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[4].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[5].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[5].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[6].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[6].apuf_instance/XST_VCC
GND 		apuf_multi_inst_2/apuf_array[7].apuf_instance/XST_GND
VCC 		apuf_multi_inst_2/apuf_array[7].apuf_instance/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_clk                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| i_nrst                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| i_uart_rx                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| o_uart_tx                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "pblock_mcs_0"
  No COMPRESSION specified for Area Group "pblock_mcs_0"
  RANGE:
SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SLICE
_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77
  Slice Logic Utilization:
    Number of Slice Registers:             668 out of  8,480    7%
    Number of Slice LUTs:                  824 out of  4,240   19%
      Number used as logic:                642
      Number used as Memory:               182
  Slice Logic Distribution:
    Number of occupied Slices:             333 out of  1,060   31%
    Number of LUT Flip Flop pairs used:  1,020
      Number with an unused Flip Flop:     430 out of  1,020   42%
      Number with an unused LUT:           163 out of  1,020   15%
      Number of fully used LUT-FF pairs:   427 out of  1,020   41%
  Number of RAMB16BWER:                      8 out of     69   11%
  Number of BSCAN:                           1
  Number of BUFG:                            1


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
