Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 19 12:38 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 203f0002205f0003 : 2323575941879496707
@@@ mem[    8] = 000005554c220403 : 5863907656707
@@@
@@@
@@                  2320 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  20 cycles / 3 instrs = 6.666667 CPI
@@
@@  570.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 3320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 332000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.2Mb
Fri Apr 19 12:38:51 2019
