/** @file

Copyright (c) 2016 Qualcomm Technologies, Inc.
All Rights Reserved.
Confidential and Proprietary - Qualcomm Technologies, Inc.

**/
#ifndef _NXPPCA9641_H_
#define _NXPPCA9641_H_

//NXP PCA9641 registers

#define REG_PCA9641_ID				0x00   //ID Register
#define REG_PCA9641_CTRL			0x01   //Control Register
#define REG_PCA9641_STATUS		0x02   //Status Register
#define REG_PCA9641_RSVTIME		0x03   //Reserve time register
#define REG_PCA9641_INTSTATUS 0x04   //Interrupt status register
#define REG_PCA9641_INTMASK		0x05   //Interrupt mask register
#define REG_PCA9641_MBLSB			0x06   //Mailbox register Lower 8 bits
#define REG_PCA9641_MBMSB			0x07   //Mailbox register Upper 8 bits


#endif //_NXPPCA9641_H_
