$date
	Sun Oct 23 06:03:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#918796
b10100 !
1"
#918798
b10100 &
b10100 %
1$
#918799
0"
#918802
b1010 &
b1010 %
#918806
b101 &
b101 %
#918810
b10000 &
b10000 %
#918814
b1000 &
b1000 %
#918818
b100 &
b100 %
#918822
b10 &
b10 %
#918826
b1 &
b1 %
1#
#918830
b0 &
0#
b0 %
0$
#1927963
b1110 !
1"
#1927966
b1110 &
b1110 %
1$
#1927967
0"
#1927970
b111 &
b111 %
#1927974
b10110 &
b10110 %
#1927978
b1011 &
b1011 %
#1927982
b100010 &
b100010 %
#1927986
b10001 &
b10001 %
#1927990
b110100 &
b110100 %
#1927994
b11010 &
b11010 %
#1927998
b1101 &
b1101 %
#1928002
b101000 &
b101000 %
#1928006
b10100 &
b10100 %
#1928010
b1010 &
b1010 %
#1928014
b101 &
b101 %
#1928018
b10000 &
b10000 %
#1928022
b1000 &
b1000 %
#1928026
b100 &
b100 %
#1928030
b10 &
b10 %
#1928034
b1 &
b1 %
1#
#1928038
b0 &
0#
b0 %
0$
#2965851
b10100 !
1"
#2965854
b10100 &
b10100 %
1$
#2965855
0"
#2965858
b1010 &
b1010 %
#2965862
b101 &
b101 %
#2965866
b10000 &
b10000 %
#2965870
b1000 &
b1000 %
#2965874
b100 &
b100 %
#2965878
b10 &
b10 %
#2965882
b1 &
b1 %
1#
#2965886
b0 &
0#
b0 %
0$
#4500012
