vhdl xil_defaultlib  \
"../../../../assignment3.gen/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \

# Do not sort compile order
nosort
