<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer1_utils.cpp:89:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 128 has been inferred" BundleName="wt" VarName="layer_bias_1" LoopLoc="vhls_src/layer1_utils.cpp:89:9" LoopName="BIAS_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="128" Direction="read" AccessID="layer_bias_11seq" OrigID="for.inc.i.i.load.5" OrigAccess-DebugLoc="vhls_src/layer1_utils.cpp:91:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer1_layer1.cpp:77:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7536640 has been inferred" BundleName="fm" VarName="input_feature_map" LoopLoc="vhls_src/layer1_layer1.cpp:77:21" LoopName="CHANNEL_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="7536640" Direction="read" AccessID="input_feature_map2seq" OrigID="for.inc.i7.i.load.166" OrigAccess-DebugLoc="vhls_src/layer1_utils.cpp:53:37" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer1_layer1.cpp:74:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 65536 has been inferred" BundleName="wt" VarName="layer_weights_1" LoopLoc="vhls_src/layer1_layer1.cpp:74:17" LoopName="KERNEL_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="65536" Direction="read" AccessID="layer_weights_13seq" OrigID="_ZN7layer_121load_input_tile_sliceEPA160_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA92_S4_iii.exit.i.load.10" OrigAccess-DebugLoc="vhls_src/layer1_utils.cpp:77:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="vhls_src/layer1_layer1.cpp:74:17" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="fm" VarName="input_feature_map" LoopLoc="vhls_src/layer1_layer1.cpp:74:17" LoopName="KERNEL_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="input_feature_map2seq" OrigAccess-DebugLoc="vhls_src/layer1_layer1.cpp:77:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer2_utils.cpp:90:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 128 has been inferred" BundleName="wt" VarName="layer_bias" LoopLoc="vhls_src/layer2_utils.cpp:90:9" LoopName="BIAS_LOOP" ParentFunc="layer_2::layer2(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="128" Direction="read" AccessID="layer_bias1seq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="vhls_src/layer2_utils.cpp:92:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer2_layer2.cpp:75:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 147456 has been inferred" BundleName="wt" VarName="layer_weights" LoopLoc="vhls_src/layer2_layer2.cpp:75:17" LoopName="KERNEL_LOOP" ParentFunc="layer_2::layer2(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="147456" Direction="read" AccessID="layer_weights2seq" OrigID="for.inc.i13.load.6" OrigAccess-DebugLoc="vhls_src/layer2_utils.cpp:78:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer3_utils.cpp:90:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 512 has been inferred" BundleName="wt" VarName="layer_bias" LoopLoc="vhls_src/layer3_utils.cpp:90:9" LoopName="BIAS_LOOP" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="512" Direction="read" AccessID="layer_bias1seq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:92:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer3_layer3.cpp:68:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 65536 has been inferred" BundleName="wt" VarName="layer_weights" LoopLoc="vhls_src/layer3_layer3.cpp:68:17" LoopName="KERNEL_LOOP" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="65536" Direction="read" AccessID="layer_weights2seq" OrigID="_ZN7layer_321load_input_tile_sliceEPA160_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA92_S4_iii.exit.load.10" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:78:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer3_layer3.cpp:68:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 7536640 has been inferred" BundleName="fm" VarName="output_feature_map" LoopLoc="vhls_src/layer3_layer3.cpp:68:17" LoopName="KERNEL_LOOP" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="7536640" Direction="write" AccessID="output_feature_map3seq" OrigID="for.body5.i14.store.333" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:126:64" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vhls_src/layer3_utils.cpp:137:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7536640 has been inferred" BundleName="fm" VarName="last_layer" LoopLoc="vhls_src/layer3_utils.cpp:137:23" LoopName="VITIS_LOOP_137_1" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" Length="7536640" Direction="read" AccessID="last_layer4seq" OrigID="for.body8.i.load.9" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:143:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="vhls_src/layer3_utils.cpp:143:38" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="fm" VarName="output_feature_map" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="for.body8.i.load.4" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:143:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="vhls_src/layer3_utils.cpp:141:31" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="fm" VarName="output_feature_map" LoopLoc="vhls_src/layer3_utils.cpp:141:31" LoopName="VITIS_LOOP_141_3" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="if.then.i.i.i.store.1" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:143:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="vhls_src/layer3_utils.cpp:143:38" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="fm" VarName="output_feature_map" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="if.end.i.i.i.store.2" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:143:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="vhls_src/layer3_utils.cpp:141:31" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="fm" VarName="output_feature_map" LoopLoc="vhls_src/layer3_utils.cpp:141:31" LoopName="VITIS_LOOP_141_3" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="if.then.i.store.1" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:145:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer1_layer1.cpp:77:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_weights_1" LoopLoc="vhls_src/layer1_layer1.cpp:77:21" LoopName="CHANNEL_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_weights_13seq" OrigAccess-DebugLoc="vhls_src/layer1_layer1.cpp:74:17" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer1_utils.cpp:33:13" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="fm" VarName="input_feature_map" LoopLoc="vhls_src/layer1_utils.cpp:33:13" LoopName="INPUT_BUFFER_WIDTH" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="input_feature_map2seq" OrigAccess-DebugLoc="vhls_src/layer1_layer1.cpp:77:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer1_utils.cpp:89:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_bias_1" LoopLoc="vhls_src/layer1_utils.cpp:89:9" LoopName="BIAS_LOOP" ParentFunc="layer_top(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [512][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_bias_11seq" OrigAccess-DebugLoc="vhls_src/layer1_utils.cpp:89:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer2_utils.cpp:76:13" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_weights" LoopLoc="vhls_src/layer2_utils.cpp:76:13" LoopName="WEIGHT_KERNEL_WIDTH" ParentFunc="layer_2::layer2(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_weights2seq" OrigAccess-DebugLoc="vhls_src/layer2_layer2.cpp:75:17" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer2_utils.cpp:90:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_bias" LoopLoc="vhls_src/layer2_utils.cpp:90:9" LoopName="BIAS_LOOP" ParentFunc="layer_2::layer2(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_bias1seq" OrigAccess-DebugLoc="vhls_src/layer2_utils.cpp:90:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer3_utils.cpp:141:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="fm" VarName="last_layer" LoopLoc="vhls_src/layer3_utils.cpp:141:31" LoopName="VITIS_LOOP_141_3" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="last_layer4seq" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:137:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer3_utils.cpp:119:13" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="fm" VarName="output_feature_map" LoopLoc="vhls_src/layer3_utils.cpp:119:13" LoopName="OUTPUT_BUFFER_WIDTH" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="output_feature_map3seq" OrigAccess-DebugLoc="vhls_src/layer3_layer3.cpp:68:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer3_layer3.cpp:71:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_weights" LoopLoc="vhls_src/layer3_layer3.cpp:71:21" LoopName="CHANNEL_LOOP" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_weights2seq" OrigAccess-DebugLoc="vhls_src/layer3_layer3.cpp:68:17" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vhls_src/layer3_utils.cpp:90:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="layer_bias" LoopLoc="vhls_src/layer3_utils.cpp:90:9" LoopName="BIAS_LOOP" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160])" OrigID="layer_bias1seq" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:90:9" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer2_utils.cpp:90:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer2_utils.cpp:90:9" LoopName="BIAS_LOOP" Length="128" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer2_layer2.cpp:75:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 147456 and bit width 16 in loop 'KERNEL_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer2_layer2.cpp:75:17" LoopName="KERNEL_LOOP" Length="147456" Width="16" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="vhls_src/layer3_utils.cpp:137:23" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="fm" ParentFunc="layer_3::layer3(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128][1][1], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [92][160]) (.1)" Direction="read" OrigID="seq3" OrigAccess-DebugLoc="vhls_src/layer3_utils.cpp:137:23" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer3_utils.cpp:90:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 512 and bit width 16 in loop 'BIAS_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer3_utils.cpp:90:9" LoopName="BIAS_LOOP" Length="512" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer3_layer3.cpp:68:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer3_layer3.cpp:68:17" LoopName="KERNEL_LOOP" Length="65536" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer3_layer3.cpp:68:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 7536640 and bit width 16 in loop 'KERNEL_LOOP' has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fm" LoopLoc="vhls_src/layer3_layer3.cpp:68:17" LoopName="KERNEL_LOOP" Length="7536640" Width="16" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer1_utils.cpp:89:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer1_utils.cpp:89:9" LoopName="BIAS_LOOP" Length="128" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer1_layer1.cpp:74:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="vhls_src/layer1_layer1.cpp:74:17" LoopName="KERNEL_LOOP" Length="65536" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vhls_src/layer1_layer1.cpp:77:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 7536640 and bit width 16 in loop 'CHANNEL_LOOP' has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fm" LoopLoc="vhls_src/layer1_layer1.cpp:77:21" LoopName="CHANNEL_LOOP" Length="7536640" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>

