Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 20 17:37:02 2023
| Host         : ensipc332 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file lfsrfpga_timing.rpt
| Design       : lfsrfpga
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[0].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[10].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[11].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[12].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[13].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[14].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[15].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[16].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[17].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[18].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[19].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[1].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[20].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[21].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[22].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[23].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[24].DivX/FD0/val_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Horloge[25].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[2].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[3].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[4].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[5].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[6].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[7].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[8].DivX/FD0/val_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Horloge[9].DivX/FD0/val_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.514        0.000                      0                    1        0.117        0.000                      0                    1        3.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.514        0.000                      0                    1        0.117        0.000                      0                    1        3.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 Horloge[0].DivX/FD0/val_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Horloge[0].DivX/FD0/val_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.751ns (56.255%)  route 0.584ns (43.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 10.710 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.291    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.976    Horloge[0].DivX/FD0/clk
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.432 f  Horloge[0].DivX/FD0/val_reg/Q
                         net (fo=2, unplaced)         0.584     4.016    Horloge[0].DivX/FD0/val_reg_0
                         LUT1 (Prop_lut1_I0_O)        0.295     4.311 r  Horloge[0].DivX/FD0/val_i_1/O
                         net (fo=1, unplaced)         0.000     4.311    Horloge[0].DivX/FD0/val_i_1_n_0
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.180    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    10.271 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    10.710    Horloge[0].DivX/FD0/clk
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/C
                         clock pessimism              0.121    10.831    
                         clock uncertainty           -0.035    10.796    
                         FDCE (Setup_fdce_C_D)        0.029    10.825    Horloge[0].DivX/FD0/val_reg
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  6.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Horloge[0].DivX/FD0/val_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Horloge[0].DivX/FD0/val_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.596    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.622 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.736    Horloge[0].DivX/FD0/clk
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.877 f  Horloge[0].DivX/FD0/val_reg/Q
                         net (fo=2, unplaced)         0.114     0.991    Horloge[0].DivX/FD0/val_reg_0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.089 r  Horloge[0].DivX/FD0/val_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    Horloge[0].DivX/FD0/val_i_1_n_0
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.802    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.090    Horloge[0].DivX/FD0/clk
                         FDCE                                         r  Horloge[0].DivX/FD0/val_reg/C
                         clock pessimism             -0.209     0.881    
                         FDCE (Hold_fdce_C_D)         0.091     0.972    Horloge[0].DivX/FD0/val_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845                clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                Horloge[0].DivX/FD0/val_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                Horloge[0].DivX/FD0/val_reg/C



