
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  080083a8  080083a8  000093a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008774  08008774  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  08008774  08008774  00009774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800877c  0800877c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800877c  0800877c  0000977c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008780  08008780  00009780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008784  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000080  08008804  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08008804  0000a494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019599  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003552  00000000  00000000  00023649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  00026ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000110f  00000000  00000000  00028188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021523  00000000  00000000  00029297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c6be  00000000  00000000  0004a7ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdd6d  00000000  00000000  00066e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134be5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006434  00000000  00000000  00134c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0013b05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008390 	.word	0x08008390

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	08008390 	.word	0x08008390

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ba:	4a1a      	ldr	r2, [pc, #104]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c2:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ce:	4b15      	ldr	r3, [pc, #84]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d2:	4a14      	ldr	r2, [pc, #80]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005d4:	f043 0320 	orr.w	r3, r3, #32
 80005d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005da:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005de:	f003 0320 	and.w	r3, r3, #32
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <MX_GPIO_Init+0x74>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <MX_GPIO_Init+0x74>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000602:	4a08      	ldr	r2, [pc, #32]	@ (8000624 <MX_GPIO_Init+0x74>)
 8000604:	f043 0302 	orr.w	r3, r3, #2
 8000608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060a:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <MX_GPIO_Init+0x74>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060e:	f003 0302 	and.w	r3, r3, #2
 8000612:	603b      	str	r3, [r7, #0]
 8000614:	683b      	ldr	r3, [r7, #0]

}
 8000616:	bf00      	nop
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40021000 	.word	0x40021000

08000628 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800062c:	4b1b      	ldr	r3, [pc, #108]	@ (800069c <MX_I2C1_Init+0x74>)
 800062e:	4a1c      	ldr	r2, [pc, #112]	@ (80006a0 <MX_I2C1_Init+0x78>)
 8000630:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8000632:	4b1a      	ldr	r3, [pc, #104]	@ (800069c <MX_I2C1_Init+0x74>)
 8000634:	4a1b      	ldr	r2, [pc, #108]	@ (80006a4 <MX_I2C1_Init+0x7c>)
 8000636:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000638:	4b18      	ldr	r3, [pc, #96]	@ (800069c <MX_I2C1_Init+0x74>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800063e:	4b17      	ldr	r3, [pc, #92]	@ (800069c <MX_I2C1_Init+0x74>)
 8000640:	2201      	movs	r2, #1
 8000642:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000644:	4b15      	ldr	r3, [pc, #84]	@ (800069c <MX_I2C1_Init+0x74>)
 8000646:	2200      	movs	r2, #0
 8000648:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800064a:	4b14      	ldr	r3, [pc, #80]	@ (800069c <MX_I2C1_Init+0x74>)
 800064c:	2200      	movs	r2, #0
 800064e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000650:	4b12      	ldr	r3, [pc, #72]	@ (800069c <MX_I2C1_Init+0x74>)
 8000652:	2200      	movs	r2, #0
 8000654:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000656:	4b11      	ldr	r3, [pc, #68]	@ (800069c <MX_I2C1_Init+0x74>)
 8000658:	2200      	movs	r2, #0
 800065a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800065c:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <MX_I2C1_Init+0x74>)
 800065e:	2200      	movs	r2, #0
 8000660:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000662:	480e      	ldr	r0, [pc, #56]	@ (800069c <MX_I2C1_Init+0x74>)
 8000664:	f001 fe96 	bl	8002394 <HAL_I2C_Init>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800066e:	f000 fc0b 	bl	8000e88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000672:	2100      	movs	r1, #0
 8000674:	4809      	ldr	r0, [pc, #36]	@ (800069c <MX_I2C1_Init+0x74>)
 8000676:	f002 fc19 	bl	8002eac <HAL_I2CEx_ConfigAnalogFilter>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000680:	f000 fc02 	bl	8000e88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000684:	2100      	movs	r1, #0
 8000686:	4805      	ldr	r0, [pc, #20]	@ (800069c <MX_I2C1_Init+0x74>)
 8000688:	f002 fc5b 	bl	8002f42 <HAL_I2CEx_ConfigDigitalFilter>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000692:	f000 fbf9 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	2000009c 	.word	0x2000009c
 80006a0:	40005400 	.word	0x40005400
 80006a4:	40b285c2 	.word	0x40b285c2

080006a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b09a      	sub	sp, #104	@ 0x68
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006c0:	f107 0310 	add.w	r3, r7, #16
 80006c4:	2244      	movs	r2, #68	@ 0x44
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f007 f836 	bl	800773a <memset>
  if(i2cHandle->Instance==I2C1)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a1f      	ldr	r2, [pc, #124]	@ (8000750 <HAL_I2C_MspInit+0xa8>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d136      	bne.n	8000746 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006d8:	2340      	movs	r3, #64	@ 0x40
 80006da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006dc:	2300      	movs	r3, #0
 80006de:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e0:	f107 0310 	add.w	r3, r7, #16
 80006e4:	4618      	mov	r0, r3
 80006e6:	f003 fa5b 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80006f0:	f000 fbca 	bl	8000e88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f4:	4b17      	ldr	r3, [pc, #92]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 80006f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f8:	4a16      	ldr	r2, [pc, #88]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 80006fa:	f043 0302 	orr.w	r3, r3, #2
 80006fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000700:	4b14      	ldr	r3, [pc, #80]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 8000702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000704:	f003 0302 	and.w	r3, r3, #2
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800070c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000710:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000712:	2312      	movs	r3, #18
 8000714:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071a:	2300      	movs	r3, #0
 800071c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800071e:	2304      	movs	r3, #4
 8000720:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000722:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000726:	4619      	mov	r1, r3
 8000728:	480b      	ldr	r0, [pc, #44]	@ (8000758 <HAL_I2C_MspInit+0xb0>)
 800072a:	f001 fc7f 	bl	800202c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 8000730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000732:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 8000734:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000738:	6593      	str	r3, [r2, #88]	@ 0x58
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <HAL_I2C_MspInit+0xac>)
 800073c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800073e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000746:	bf00      	nop
 8000748:	3768      	adds	r7, #104	@ 0x68
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40005400 	.word	0x40005400
 8000754:	40021000 	.word	0x40021000
 8000758:	48000400 	.word	0x48000400

0800075c <imu_write_register>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Write to an IMU register
void imu_write_register(uint8_t reg, uint8_t value) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af04      	add	r7, sp, #16
 8000762:	4603      	mov	r3, r0
 8000764:	460a      	mov	r2, r1
 8000766:	71fb      	strb	r3, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, IMU_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 1000);
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	b29a      	uxth	r2, r3
 8000770:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000774:	9302      	str	r3, [sp, #8]
 8000776:	2301      	movs	r3, #1
 8000778:	9301      	str	r3, [sp, #4]
 800077a:	1dbb      	adds	r3, r7, #6
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	2301      	movs	r3, #1
 8000780:	21d4      	movs	r1, #212	@ 0xd4
 8000782:	4803      	ldr	r0, [pc, #12]	@ (8000790 <imu_write_register+0x34>)
 8000784:	f001 fea2 	bl	80024cc <HAL_I2C_Mem_Write>
}
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000009c 	.word	0x2000009c

08000794 <imu_read_registers>:

// Read from IMU registers
void imu_read_registers(uint8_t reg, uint8_t *data, uint16_t len) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b086      	sub	sp, #24
 8000798:	af04      	add	r7, sp, #16
 800079a:	4603      	mov	r3, r0
 800079c:	6039      	str	r1, [r7, #0]
 800079e:	71fb      	strb	r3, [r7, #7]
 80007a0:	4613      	mov	r3, r2
 80007a2:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, IMU_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, len, 1000);
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007ac:	9302      	str	r3, [sp, #8]
 80007ae:	88bb      	ldrh	r3, [r7, #4]
 80007b0:	9301      	str	r3, [sp, #4]
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2301      	movs	r3, #1
 80007b8:	21d4      	movs	r1, #212	@ 0xd4
 80007ba:	4803      	ldr	r0, [pc, #12]	@ (80007c8 <imu_read_registers+0x34>)
 80007bc:	f001 ff9a 	bl	80026f4 <HAL_I2C_Mem_Read>
}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000009c 	.word	0x2000009c

080007cc <imu_init>:

// Initialize the IMU
void imu_init(void) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
    uint8_t whoami;
    imu_read_registers(0x0F, &whoami, 1);  // Read WHO_AM_I register
 80007d2:	1dfb      	adds	r3, r7, #7
 80007d4:	2201      	movs	r2, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	200f      	movs	r0, #15
 80007da:	f7ff ffdb 	bl	8000794 <imu_read_registers>
    if (whoami != WHO_AM_I_VALUE) {
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b6c      	cmp	r3, #108	@ 0x6c
 80007e2:	d006      	beq.n	80007f2 <imu_init+0x26>
        printf("IMU not found: 0x%02X\n\r", whoami);
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	4619      	mov	r1, r3
 80007e8:	480a      	ldr	r0, [pc, #40]	@ (8000814 <imu_init+0x48>)
 80007ea:	f006 ff51 	bl	8007690 <iprintf>
        while (1);  // Hang if IMU not detected
 80007ee:	bf00      	nop
 80007f0:	e7fd      	b.n	80007ee <imu_init+0x22>
    }
    imu_write_register(0x12, 0x40);  // CTRL3_C: Enable Block Data Update (BDU)
 80007f2:	2140      	movs	r1, #64	@ 0x40
 80007f4:	2012      	movs	r0, #18
 80007f6:	f7ff ffb1 	bl	800075c <imu_write_register>
    imu_write_register(0x10, 0x64);  // CTRL1_XL: 104 Hz, ±8g (was 0x60 for ±2g)
 80007fa:	2164      	movs	r1, #100	@ 0x64
 80007fc:	2010      	movs	r0, #16
 80007fe:	f7ff ffad 	bl	800075c <imu_write_register>
    imu_write_register(0x11, 0x64);  // CTRL2_G: 104 Hz, ±500 dps (was 0x6C for ±2000 dps)
 8000802:	2164      	movs	r1, #100	@ 0x64
 8000804:	2011      	movs	r0, #17
 8000806:	f7ff ffa9 	bl	800075c <imu_write_register>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	080083a8 	.word	0x080083a8

08000818 <imu_read_accel>:

// Read accelerometer data
void imu_read_accel(imu_data_t *accel) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];
    imu_read_registers(0x28, buffer, 6);  // OUTX_L_XL to OUTZ_H_XL
 8000820:	f107 0308 	add.w	r3, r7, #8
 8000824:	2206      	movs	r2, #6
 8000826:	4619      	mov	r1, r3
 8000828:	2028      	movs	r0, #40	@ 0x28
 800082a:	f7ff ffb3 	bl	8000794 <imu_read_registers>
    accel->x = (int16_t)(buffer[0] | (buffer[1] << 8));
 800082e:	7a3b      	ldrb	r3, [r7, #8]
 8000830:	b21a      	sxth	r2, r3
 8000832:	7a7b      	ldrb	r3, [r7, #9]
 8000834:	021b      	lsls	r3, r3, #8
 8000836:	b21b      	sxth	r3, r3
 8000838:	4313      	orrs	r3, r2
 800083a:	b21a      	sxth	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	801a      	strh	r2, [r3, #0]
    accel->y = (int16_t)(buffer[2] | (buffer[3] << 8));
 8000840:	7abb      	ldrb	r3, [r7, #10]
 8000842:	b21a      	sxth	r2, r3
 8000844:	7afb      	ldrb	r3, [r7, #11]
 8000846:	021b      	lsls	r3, r3, #8
 8000848:	b21b      	sxth	r3, r3
 800084a:	4313      	orrs	r3, r2
 800084c:	b21a      	sxth	r2, r3
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	805a      	strh	r2, [r3, #2]
    accel->z = (int16_t)(buffer[4] | (buffer[5] << 8));
 8000852:	7b3b      	ldrb	r3, [r7, #12]
 8000854:	b21a      	sxth	r2, r3
 8000856:	7b7b      	ldrb	r3, [r7, #13]
 8000858:	021b      	lsls	r3, r3, #8
 800085a:	b21b      	sxth	r3, r3
 800085c:	4313      	orrs	r3, r2
 800085e:	b21a      	sxth	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
}
 8000864:	bf00      	nop
 8000866:	3710      	adds	r7, #16
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <imu_read_gyro>:

// Read gyroscope data
void imu_read_gyro(imu_data_t *gyro) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];
    imu_read_registers(0x22, buffer, 6);  // OUTX_L_G to OUTZ_H_G
 8000874:	f107 0308 	add.w	r3, r7, #8
 8000878:	2206      	movs	r2, #6
 800087a:	4619      	mov	r1, r3
 800087c:	2022      	movs	r0, #34	@ 0x22
 800087e:	f7ff ff89 	bl	8000794 <imu_read_registers>
    gyro->x = (int16_t)(buffer[0] | (buffer[1] << 8));
 8000882:	7a3b      	ldrb	r3, [r7, #8]
 8000884:	b21a      	sxth	r2, r3
 8000886:	7a7b      	ldrb	r3, [r7, #9]
 8000888:	021b      	lsls	r3, r3, #8
 800088a:	b21b      	sxth	r3, r3
 800088c:	4313      	orrs	r3, r2
 800088e:	b21a      	sxth	r2, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	801a      	strh	r2, [r3, #0]
    gyro->y = (int16_t)(buffer[2] | (buffer[3] << 8));
 8000894:	7abb      	ldrb	r3, [r7, #10]
 8000896:	b21a      	sxth	r2, r3
 8000898:	7afb      	ldrb	r3, [r7, #11]
 800089a:	021b      	lsls	r3, r3, #8
 800089c:	b21b      	sxth	r3, r3
 800089e:	4313      	orrs	r3, r2
 80008a0:	b21a      	sxth	r2, r3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	805a      	strh	r2, [r3, #2]
    gyro->z = (int16_t)(buffer[4] | (buffer[5] << 8));
 80008a6:	7b3b      	ldrb	r3, [r7, #12]
 80008a8:	b21a      	sxth	r2, r3
 80008aa:	7b7b      	ldrb	r3, [r7, #13]
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	b21b      	sxth	r3, r3
 80008b0:	4313      	orrs	r3, r2
 80008b2:	b21a      	sxth	r2, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	809a      	strh	r2, [r3, #4]
}
 80008b8:	bf00      	nop
 80008ba:	3710      	adds	r7, #16
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <parseMessage>:
// UART parsing message
// there was a problem with first char so I change ptr++ to ptr += 2
// and Python code sends two [[ but here it sees only one
// weird but it works like that

void parseMessage(char* msg) {
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b08b      	sub	sp, #44	@ 0x2c
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	6078      	str	r0, [r7, #4]
  if (!msg) {
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d103      	bne.n	80008d6 <parseMessage+0x16>
      printf("Error: Null message pointer\n\r");
 80008ce:	4886      	ldr	r0, [pc, #536]	@ (8000ae8 <parseMessage+0x228>)
 80008d0:	f006 fede 	bl	8007690 <iprintf>
      return;
 80008d4:	e105      	b.n	8000ae2 <parseMessage+0x222>
  }

  printf("Original message: %s\n\r", msg);  // Debug original message
 80008d6:	6879      	ldr	r1, [r7, #4]
 80008d8:	4884      	ldr	r0, [pc, #528]	@ (8000aec <parseMessage+0x22c>)
 80008da:	f006 fed9 	bl	8007690 <iprintf>
  char* ptr = msg;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	61fb      	str	r3, [r7, #28]
  

  // First, let's check and skip the opening bracket
  if (*ptr == '[') {
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b5b      	cmp	r3, #91	@ 0x5b
 80008e8:	d107      	bne.n	80008fa <parseMessage+0x3a>
      // ptr++;
      ptr += 2;
 80008ea:	69fb      	ldr	r3, [r7, #28]
 80008ec:	3302      	adds	r3, #2
 80008ee:	61fb      	str	r3, [r7, #28]
      printf("After bracket check, ptr points to: %s\n\r", ptr);
 80008f0:	69f9      	ldr	r1, [r7, #28]
 80008f2:	487f      	ldr	r0, [pc, #508]	@ (8000af0 <parseMessage+0x230>)
 80008f4:	f006 fecc 	bl	8007690 <iprintf>
 80008f8:	e0d0      	b.n	8000a9c <parseMessage+0x1dc>
  } else {
      printf("Error: Message doesn't start with [\n\r");
 80008fa:	487e      	ldr	r0, [pc, #504]	@ (8000af4 <parseMessage+0x234>)
 80008fc:	f006 fec8 	bl	8007690 <iprintf>
      // ptr++;
      ptr += 2;
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	3302      	adds	r3, #2
 8000904:	61fb      	str	r3, [r7, #28]
  }
  
  // Parse all fields in sequence
  while (*ptr != ']' && *ptr != '\0') {
 8000906:	e0c9      	b.n	8000a9c <parseMessage+0x1dc>
      printf("Current parsing position: '%s'\n\r", ptr);  // Show exactly what we're looking at
 8000908:	69f9      	ldr	r1, [r7, #28]
 800090a:	487b      	ldr	r0, [pc, #492]	@ (8000af8 <parseMessage+0x238>)
 800090c:	f006 fec0 	bl	8007690 <iprintf>
      
      // Print the first few characters for debugging
      printf("Next 3 chars: '%c%c%c'\n\r", ptr[0], ptr[1], ptr[2]);
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4619      	mov	r1, r3
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3301      	adds	r3, #1
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	461a      	mov	r2, r3
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	3302      	adds	r3, #2
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4875      	ldr	r0, [pc, #468]	@ (8000afc <parseMessage+0x23c>)
 8000926:	f006 feb3 	bl	8007690 <iprintf>
      
      if (strncmp(ptr, "S:", 2) == 0) {
 800092a:	2202      	movs	r2, #2
 800092c:	4974      	ldr	r1, [pc, #464]	@ (8000b00 <parseMessage+0x240>)
 800092e:	69f8      	ldr	r0, [r7, #28]
 8000930:	f006 ff0b 	bl	800774a <strncmp>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d116      	bne.n	8000968 <parseMessage+0xa8>
          ptr += 2;  // Skip "S:"
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	3302      	adds	r3, #2
 800093e:	61fb      	str	r3, [r7, #28]
          if (*ptr != '\0') {  // Safety check
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	f000 809e 	beq.w	8000a86 <parseMessage+0x1c6>
              Steering = *ptr;
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	4b6d      	ldr	r3, [pc, #436]	@ (8000b04 <parseMessage+0x244>)
 8000950:	701a      	strb	r2, [r3, #0]
              printf("Found Steering: %c\n\r", Steering);
 8000952:	4b6c      	ldr	r3, [pc, #432]	@ (8000b04 <parseMessage+0x244>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4619      	mov	r1, r3
 800095a:	486b      	ldr	r0, [pc, #428]	@ (8000b08 <parseMessage+0x248>)
 800095c:	f006 fe98 	bl	8007690 <iprintf>
              ptr++;
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	3301      	adds	r3, #1
 8000964:	61fb      	str	r3, [r7, #28]
 8000966:	e08e      	b.n	8000a86 <parseMessage+0x1c6>
          }
      }
      else if (strncmp(ptr, "G:", 2) == 0) {
 8000968:	2202      	movs	r2, #2
 800096a:	4968      	ldr	r1, [pc, #416]	@ (8000b0c <parseMessage+0x24c>)
 800096c:	69f8      	ldr	r0, [r7, #28]
 800096e:	f006 feec 	bl	800774a <strncmp>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d115      	bne.n	80009a4 <parseMessage+0xe4>
          ptr += 2;  // Skip "G:"
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	3302      	adds	r3, #2
 800097c:	61fb      	str	r3, [r7, #28]
          if (*ptr != '\0') {  // Safety check
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d07f      	beq.n	8000a86 <parseMessage+0x1c6>
              Gear = *ptr;
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	4b61      	ldr	r3, [pc, #388]	@ (8000b10 <parseMessage+0x250>)
 800098c:	701a      	strb	r2, [r3, #0]
              printf("Found Gear: %c\n\r", Gear);
 800098e:	4b60      	ldr	r3, [pc, #384]	@ (8000b10 <parseMessage+0x250>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4619      	mov	r1, r3
 8000996:	485f      	ldr	r0, [pc, #380]	@ (8000b14 <parseMessage+0x254>)
 8000998:	f006 fe7a 	bl	8007690 <iprintf>
              ptr++;
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	3301      	adds	r3, #1
 80009a0:	61fb      	str	r3, [r7, #28]
 80009a2:	e070      	b.n	8000a86 <parseMessage+0x1c6>
          }
      }
      else if (strncmp(ptr, "T:", 2) == 0) {
 80009a4:	2202      	movs	r2, #2
 80009a6:	495c      	ldr	r1, [pc, #368]	@ (8000b18 <parseMessage+0x258>)
 80009a8:	69f8      	ldr	r0, [r7, #28]
 80009aa:	f006 fece 	bl	800774a <strncmp>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d115      	bne.n	80009e0 <parseMessage+0x120>
          ptr += 2;  // Skip "T:"
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	3302      	adds	r3, #2
 80009b8:	61fb      	str	r3, [r7, #28]
          if (*ptr != '\0') {  // Safety check
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d061      	beq.n	8000a86 <parseMessage+0x1c6>
              Type = *ptr;
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	781a      	ldrb	r2, [r3, #0]
 80009c6:	4b55      	ldr	r3, [pc, #340]	@ (8000b1c <parseMessage+0x25c>)
 80009c8:	701a      	strb	r2, [r3, #0]
              printf("Found Type: %c\n\r", Type);
 80009ca:	4b54      	ldr	r3, [pc, #336]	@ (8000b1c <parseMessage+0x25c>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	4619      	mov	r1, r3
 80009d2:	4853      	ldr	r0, [pc, #332]	@ (8000b20 <parseMessage+0x260>)
 80009d4:	f006 fe5c 	bl	8007690 <iprintf>
              ptr++;
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	3301      	adds	r3, #1
 80009dc:	61fb      	str	r3, [r7, #28]
 80009de:	e052      	b.n	8000a86 <parseMessage+0x1c6>
          }
      }
      else if (strncmp(ptr, "V:", 2) == 0) {
 80009e0:	2202      	movs	r2, #2
 80009e2:	4950      	ldr	r1, [pc, #320]	@ (8000b24 <parseMessage+0x264>)
 80009e4:	69f8      	ldr	r0, [r7, #28]
 80009e6:	f006 feb0 	bl	800774a <strncmp>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d11c      	bne.n	8000a2a <parseMessage+0x16a>
          ptr += 2;  // Skip "V:"
 80009f0:	69fb      	ldr	r3, [r7, #28]
 80009f2:	3302      	adds	r3, #2
 80009f4:	61fb      	str	r3, [r7, #28]
          char* endPtr;
          long temp = strtol(ptr, &endPtr, 10);
 80009f6:	f107 0310 	add.w	r3, r7, #16
 80009fa:	220a      	movs	r2, #10
 80009fc:	4619      	mov	r1, r3
 80009fe:	69f8      	ldr	r0, [r7, #28]
 8000a00:	f006 fd7a 	bl	80074f8 <strtol>
 8000a04:	6178      	str	r0, [r7, #20]
          if (endPtr != ptr) {
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	69fa      	ldr	r2, [r7, #28]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d03b      	beq.n	8000a86 <parseMessage+0x1c6>
              Velocity = (uint8_t)temp;
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4b45      	ldr	r3, [pc, #276]	@ (8000b28 <parseMessage+0x268>)
 8000a14:	701a      	strb	r2, [r3, #0]
              printf("Found Velocity: %d\n\r", Velocity);
 8000a16:	4b44      	ldr	r3, [pc, #272]	@ (8000b28 <parseMessage+0x268>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4843      	ldr	r0, [pc, #268]	@ (8000b2c <parseMessage+0x26c>)
 8000a20:	f006 fe36 	bl	8007690 <iprintf>
              ptr = endPtr;
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	61fb      	str	r3, [r7, #28]
 8000a28:	e02d      	b.n	8000a86 <parseMessage+0x1c6>
          }
      }
      else if (strncmp(ptr, "D:", 2) == 0) {
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	4940      	ldr	r1, [pc, #256]	@ (8000b30 <parseMessage+0x270>)
 8000a2e:	69f8      	ldr	r0, [r7, #28]
 8000a30:	f006 fe8b 	bl	800774a <strncmp>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d11c      	bne.n	8000a74 <parseMessage+0x1b4>
          ptr += 2;  // Skip "D:"
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	3302      	adds	r3, #2
 8000a3e:	61fb      	str	r3, [r7, #28]
          char* endPtr;
          long temp = strtol(ptr, &endPtr, 10);
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	220a      	movs	r2, #10
 8000a46:	4619      	mov	r1, r3
 8000a48:	69f8      	ldr	r0, [r7, #28]
 8000a4a:	f006 fd55 	bl	80074f8 <strtol>
 8000a4e:	61b8      	str	r0, [r7, #24]
          if (endPtr != ptr) {
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	69fa      	ldr	r2, [r7, #28]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d016      	beq.n	8000a86 <parseMessage+0x1c6>
              Duration = (uint8_t)temp;
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	4b35      	ldr	r3, [pc, #212]	@ (8000b34 <parseMessage+0x274>)
 8000a5e:	701a      	strb	r2, [r3, #0]
              printf("Found Duration: %d\n\r", Duration);
 8000a60:	4b34      	ldr	r3, [pc, #208]	@ (8000b34 <parseMessage+0x274>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	4619      	mov	r1, r3
 8000a68:	4833      	ldr	r0, [pc, #204]	@ (8000b38 <parseMessage+0x278>)
 8000a6a:	f006 fe11 	bl	8007690 <iprintf>
              ptr = endPtr;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	61fb      	str	r3, [r7, #28]
 8000a72:	e008      	b.n	8000a86 <parseMessage+0x1c6>
          }
      }
      else {
          // If we don't recognize the field, skip one character
          printf("Skipping unknown character: %c\n\r", *ptr);
 8000a74:	69fb      	ldr	r3, [r7, #28]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4830      	ldr	r0, [pc, #192]	@ (8000b3c <parseMessage+0x27c>)
 8000a7c:	f006 fe08 	bl	8007690 <iprintf>
          ptr++;
 8000a80:	69fb      	ldr	r3, [r7, #28]
 8000a82:	3301      	adds	r3, #1
 8000a84:	61fb      	str	r3, [r7, #28]
      }
      
      // Skip comma if present
      if (*ptr == ',') {
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b2c      	cmp	r3, #44	@ 0x2c
 8000a8c:	d106      	bne.n	8000a9c <parseMessage+0x1dc>
          ptr++;
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	3301      	adds	r3, #1
 8000a92:	61fb      	str	r3, [r7, #28]
          printf("Skipped comma, now at: %s\n\r", ptr);
 8000a94:	69f9      	ldr	r1, [r7, #28]
 8000a96:	482a      	ldr	r0, [pc, #168]	@ (8000b40 <parseMessage+0x280>)
 8000a98:	f006 fdfa 	bl	8007690 <iprintf>
  while (*ptr != ']' && *ptr != '\0') {
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b5d      	cmp	r3, #93	@ 0x5d
 8000aa2:	d004      	beq.n	8000aae <parseMessage+0x1ee>
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	f47f af2d 	bne.w	8000908 <parseMessage+0x48>
      }
  }
  
  printf("Final parsed values - S:%c G:%c T:%c V:%d D:%d\n\r", 
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <parseMessage+0x244>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <parseMessage+0x250>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	4618      	mov	r0, r3
 8000abe:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <parseMessage+0x25c>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	461c      	mov	r4, r3
 8000ac6:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <parseMessage+0x268>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <parseMessage+0x274>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	9301      	str	r3, [sp, #4]
 8000ad6:	9200      	str	r2, [sp, #0]
 8000ad8:	4623      	mov	r3, r4
 8000ada:	4602      	mov	r2, r0
 8000adc:	4819      	ldr	r0, [pc, #100]	@ (8000b44 <parseMessage+0x284>)
 8000ade:	f006 fdd7 	bl	8007690 <iprintf>
         Steering, Gear, Type, Velocity, Duration);
}
 8000ae2:	3724      	adds	r7, #36	@ 0x24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd90      	pop	{r4, r7, pc}
 8000ae8:	080083c0 	.word	0x080083c0
 8000aec:	080083e0 	.word	0x080083e0
 8000af0:	080083f8 	.word	0x080083f8
 8000af4:	08008424 	.word	0x08008424
 8000af8:	0800844c 	.word	0x0800844c
 8000afc:	08008470 	.word	0x08008470
 8000b00:	0800848c 	.word	0x0800848c
 8000b04:	20000000 	.word	0x20000000
 8000b08:	08008490 	.word	0x08008490
 8000b0c:	080084a8 	.word	0x080084a8
 8000b10:	20000001 	.word	0x20000001
 8000b14:	080084ac 	.word	0x080084ac
 8000b18:	080084c0 	.word	0x080084c0
 8000b1c:	20000002 	.word	0x20000002
 8000b20:	080084c4 	.word	0x080084c4
 8000b24:	080084d8 	.word	0x080084d8
 8000b28:	20000126 	.word	0x20000126
 8000b2c:	080084dc 	.word	0x080084dc
 8000b30:	080084f4 	.word	0x080084f4
 8000b34:	20000127 	.word	0x20000127
 8000b38:	080084f8 	.word	0x080084f8
 8000b3c:	08008510 	.word	0x08008510
 8000b40:	08008534 	.word	0x08008534
 8000b44:	08008550 	.word	0x08008550

08000b48 <runMotor>:

void runMotor(char gear, char type, uint8_t velocity) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
 8000b52:	460b      	mov	r3, r1
 8000b54:	71bb      	strb	r3, [r7, #6]
 8000b56:	4613      	mov	r3, r2
 8000b58:	717b      	strb	r3, [r7, #5]
  //Gear = *gear;
  
  switch (Gear)
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b94 <runMotor+0x4c>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b42      	cmp	r3, #66	@ 0x42
 8000b62:	d011      	beq.n	8000b88 <runMotor+0x40>
 8000b64:	2b46      	cmp	r3, #70	@ 0x46
 8000b66:	d107      	bne.n	8000b78 <runMotor+0x30>
  {
  case 'F':
    // motorForward
    // Set PWM
    TIM8->CCR2 = 30;
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <runMotor+0x50>)
 8000b6a:	221e      	movs	r2, #30
 8000b6c:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000b6e:	2104      	movs	r1, #4
 8000b70:	480a      	ldr	r0, [pc, #40]	@ (8000b9c <runMotor+0x54>)
 8000b72:	f003 fabd 	bl	80040f0 <HAL_TIM_PWM_Start>
    break;
 8000b76:	e008      	b.n	8000b8a <runMotor+0x42>
  case 'B':
    // motorBackward();
    break;
  default:
    TIM8->CCR2 = 0;
 8000b78:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <runMotor+0x50>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4806      	ldr	r0, [pc, #24]	@ (8000b9c <runMotor+0x54>)
 8000b82:	f003 fab5 	bl	80040f0 <HAL_TIM_PWM_Start>
    break;
 8000b86:	e000      	b.n	8000b8a <runMotor+0x42>
    break;
 8000b88:	bf00      	nop
  }
  

}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000001 	.word	0x20000001
 8000b98:	40013400 	.word	0x40013400
 8000b9c:	200001c4 	.word	0x200001c4

08000ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba6:	f000 ff7f 	bl	8001aa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000baa:	f000 f8bb 	bl	8000d24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bae:	f7ff fcff 	bl	80005b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bb2:	f7ff fd39 	bl	8000628 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000bb6:	f000 fced 	bl	8001594 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000bba:	f000 fa85 	bl	80010c8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000bbe:	f000 faf9 	bl	80011b4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000bc2:	f000 fb6d 	bl	80012a0 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rxBuffer[0], 1);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	494a      	ldr	r1, [pc, #296]	@ (8000cf4 <main+0x154>)
 8000bca:	484b      	ldr	r0, [pc, #300]	@ (8000cf8 <main+0x158>)
 8000bcc:	f004 fbde 	bl	800538c <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f000 fdb5 	bl	8001740 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f000 fe13 	bl	8001804 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000bde:	4b47      	ldr	r3, [pc, #284]	@ (8000cfc <main+0x15c>)
 8000be0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000be4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000be6:	4b45      	ldr	r3, [pc, #276]	@ (8000cfc <main+0x15c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000bec:	4b43      	ldr	r3, [pc, #268]	@ (8000cfc <main+0x15c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000bf2:	4b42      	ldr	r3, [pc, #264]	@ (8000cfc <main+0x15c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000bf8:	4b40      	ldr	r3, [pc, #256]	@ (8000cfc <main+0x15c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000bfe:	493f      	ldr	r1, [pc, #252]	@ (8000cfc <main+0x15c>)
 8000c00:	2000      	movs	r0, #0
 8000c02:	f000 fe7f 	bl	8001904 <BSP_COM_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <main+0x70>
  {
    Error_Handler();
 8000c0c:	f000 f93c 	bl	8000e88 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000c10:	483b      	ldr	r0, [pc, #236]	@ (8000d00 <main+0x160>)
 8000c12:	f006 fd3d 	bl	8007690 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f000 fdc8 	bl	80017ac <BSP_LED_On>

  imu_init();  // Initialize the IMU after peripherals are set up
 8000c1c:	f7ff fdd6 	bl	80007cc <imu_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (messageComplete) {
 8000c20:	4b38      	ldr	r3, [pc, #224]	@ (8000d04 <main+0x164>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d005      	beq.n	8000c36 <main+0x96>
      parseMessage((char*)rxBuffer);
 8000c2a:	4832      	ldr	r0, [pc, #200]	@ (8000cf4 <main+0x154>)
 8000c2c:	f7ff fe48 	bl	80008c0 <parseMessage>
      messageComplete = 0;
 8000c30:	4b34      	ldr	r3, [pc, #208]	@ (8000d04 <main+0x164>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
    }
   */


    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8000c36:	4b34      	ldr	r3, [pc, #208]	@ (8000d08 <main+0x168>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d1f0      	bne.n	8000c20 <main+0x80>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 8000c3e:	4b32      	ldr	r3, [pc, #200]	@ (8000d08 <main+0x168>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000c44:	2000      	movs	r0, #0
 8000c46:	f000 fdc7 	bl	80017d8 <BSP_LED_Toggle>

      /* ..... Perform your action ..... */
      printf("Let's do this !\n\r");
 8000c4a:	4830      	ldr	r0, [pc, #192]	@ (8000d0c <main+0x16c>)
 8000c4c:	f006 fd20 	bl	8007690 <iprintf>
      // grok code starts
      imu_data_t accel, gyro;
      imu_read_accel(&accel);
 8000c50:	f107 0308 	add.w	r3, r7, #8
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fddf 	bl	8000818 <imu_read_accel>
      imu_read_gyro(&gyro);
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fe05 	bl	800086c <imu_read_gyro>

      // Compute scaled values using integer arithmetic
      int32_t accel_ug_x = (int32_t)accel.x * ACCEL_SENSITIVITY_UG;
 8000c62:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c66:	461a      	mov	r2, r3
 8000c68:	23f4      	movs	r3, #244	@ 0xf4
 8000c6a:	fb02 f303 	mul.w	r3, r2, r3
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
      int32_t accel_ug_y = (int32_t)accel.y * ACCEL_SENSITIVITY_UG;
 8000c70:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000c74:	461a      	mov	r2, r3
 8000c76:	23f4      	movs	r3, #244	@ 0xf4
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	623b      	str	r3, [r7, #32]
      int32_t accel_ug_z = (int32_t)accel.z * ACCEL_SENSITIVITY_UG;
 8000c7e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c82:	461a      	mov	r2, r3
 8000c84:	23f4      	movs	r3, #244	@ 0xf4
 8000c86:	fb02 f303 	mul.w	r3, r2, r3
 8000c8a:	61fb      	str	r3, [r7, #28]
      int32_t gyro_udps_x = (int32_t)gyro.x * GYRO_SENSITIVITY_UDPS;
 8000c8c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000c90:	461a      	mov	r2, r3
 8000c92:	f244 435c 	movw	r3, #17500	@ 0x445c
 8000c96:	fb02 f303 	mul.w	r3, r2, r3
 8000c9a:	61bb      	str	r3, [r7, #24]
      int32_t gyro_udps_y = (int32_t)gyro.y * GYRO_SENSITIVITY_UDPS;
 8000c9c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	f244 435c 	movw	r3, #17500	@ 0x445c
 8000ca6:	fb02 f303 	mul.w	r3, r2, r3
 8000caa:	617b      	str	r3, [r7, #20]
      int32_t gyro_udps_z = (int32_t)gyro.z * GYRO_SENSITIVITY_UDPS;
 8000cac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	f244 435c 	movw	r3, #17500	@ 0x445c
 8000cb6:	fb02 f303 	mul.w	r3, r2, r3
 8000cba:	613b      	str	r3, [r7, #16]

      // printing
      printf("Accel [ug]: X=%ld, Y=%ld, Z=%ld\n\r",
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	6a3a      	ldr	r2, [r7, #32]
 8000cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000cc2:	4813      	ldr	r0, [pc, #76]	@ (8000d10 <main+0x170>)
 8000cc4:	f006 fce4 	bl	8007690 <iprintf>
              accel_ug_x, accel_ug_y, accel_ug_z);
      printf("Gyro [mdps]: X=%ld, Y=%ld, Z=%ld\n\r",
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	697a      	ldr	r2, [r7, #20]
 8000ccc:	69b9      	ldr	r1, [r7, #24]
 8000cce:	4811      	ldr	r0, [pc, #68]	@ (8000d14 <main+0x174>)
 8000cd0:	f006 fcde 	bl	8007690 <iprintf>
                    gyro_udps_x, gyro_udps_y, gyro_udps_z);

      HAL_Delay(100);
 8000cd4:	2064      	movs	r0, #100	@ 0x64
 8000cd6:	f000 ff57 	bl	8001b88 <HAL_Delay>

      runMotor(Gear, Type, Velocity);
 8000cda:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <main+0x178>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	4a0e      	ldr	r2, [pc, #56]	@ (8000d1c <main+0x17c>)
 8000ce2:	7812      	ldrb	r2, [r2, #0]
 8000ce4:	b2d1      	uxtb	r1, r2
 8000ce6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d20 <main+0x180>)
 8000ce8:	7812      	ldrb	r2, [r2, #0]
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff2b 	bl	8000b48 <runMotor>
    if (messageComplete) {
 8000cf2:	e795      	b.n	8000c20 <main+0x80>
 8000cf4:	20000104 	.word	0x20000104
 8000cf8:	20000210 	.word	0x20000210
 8000cfc:	200000f0 	.word	0x200000f0
 8000d00:	08008584 	.word	0x08008584
 8000d04:	20000125 	.word	0x20000125
 8000d08:	20000100 	.word	0x20000100
 8000d0c:	080085a0 	.word	0x080085a0
 8000d10:	080085b4 	.word	0x080085b4
 8000d14:	080085d8 	.word	0x080085d8
 8000d18:	20000001 	.word	0x20000001
 8000d1c:	20000002 	.word	0x20000002
 8000d20:	20000126 	.word	0x20000126

08000d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b094      	sub	sp, #80	@ 0x50
 8000d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2a:	f107 0318 	add.w	r3, r7, #24
 8000d2e:	2238      	movs	r2, #56	@ 0x38
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f006 fd01 	bl	800773a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000d46:	2000      	movs	r0, #0
 8000d48:	f002 f948 	bl	8002fdc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d56:	2340      	movs	r3, #64	@ 0x40
 8000d58:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000d62:	2304      	movs	r3, #4
 8000d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000d66:	2355      	movs	r3, #85	@ 0x55
 8000d68:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d72:	2302      	movs	r3, #2
 8000d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d76:	f107 0318 	add.w	r3, r7, #24
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f002 f9e2 	bl	8003144 <HAL_RCC_OscConfig>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d86:	f000 f87f 	bl	8000e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2104      	movs	r1, #4
 8000da2:	4618      	mov	r0, r3
 8000da4:	f002 fce0 	bl	8003768 <HAL_RCC_ClockConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000dae:	f000 f86b 	bl	8000e88 <Error_Handler>
  }
}
 8000db2:	bf00      	nop
 8000db4:	3750      	adds	r7, #80	@ 0x50
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a20      	ldr	r2, [pc, #128]	@ (8000e4c <HAL_UART_RxCpltCallback+0x90>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d13b      	bne.n	8000e46 <HAL_UART_RxCpltCallback+0x8a>
      if (rxIndex == 0 && rxBuffer[0] != START_MARKER) {
 8000dce:	4b20      	ldr	r3, [pc, #128]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d109      	bne.n	8000dec <HAL_UART_RxCpltCallback+0x30>
 8000dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e54 <HAL_UART_RxCpltCallback+0x98>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b5b      	cmp	r3, #91	@ 0x5b
 8000dde:	d005      	beq.n	8000dec <HAL_UART_RxCpltCallback+0x30>
          // Wait for start marker
          HAL_UART_Receive_IT(&huart1, &rxBuffer[0], 1);
 8000de0:	2201      	movs	r2, #1
 8000de2:	491c      	ldr	r1, [pc, #112]	@ (8000e54 <HAL_UART_RxCpltCallback+0x98>)
 8000de4:	481c      	ldr	r0, [pc, #112]	@ (8000e58 <HAL_UART_RxCpltCallback+0x9c>)
 8000de6:	f004 fad1 	bl	800538c <HAL_UART_Receive_IT>
          return;
 8000dea:	e02c      	b.n	8000e46 <HAL_UART_RxCpltCallback+0x8a>
      }
      
      if (rxBuffer[rxIndex] == END_MARKER) {
 8000dec:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	4b17      	ldr	r3, [pc, #92]	@ (8000e54 <HAL_UART_RxCpltCallback+0x98>)
 8000df6:	5c9b      	ldrb	r3, [r3, r2]
 8000df8:	2b5d      	cmp	r3, #93	@ 0x5d
 8000dfa:	d10d      	bne.n	8000e18 <HAL_UART_RxCpltCallback+0x5c>
          // Message complete
          rxBuffer[rxIndex + 1] = '\0';  // Null terminate
 8000dfc:	4b14      	ldr	r3, [pc, #80]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	3301      	adds	r3, #1
 8000e04:	4a13      	ldr	r2, [pc, #76]	@ (8000e54 <HAL_UART_RxCpltCallback+0x98>)
 8000e06:	2100      	movs	r1, #0
 8000e08:	54d1      	strb	r1, [r2, r3]
          messageComplete = 1;
 8000e0a:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <HAL_UART_RxCpltCallback+0xa0>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	701a      	strb	r2, [r3, #0]
          rxIndex = 0;
 8000e10:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e00b      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x74>
      } else if (rxIndex < RX_BUFFER_SIZE - 2) {
 8000e18:	4b0d      	ldr	r3, [pc, #52]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b1d      	cmp	r3, #29
 8000e20:	d806      	bhi.n	8000e30 <HAL_UART_RxCpltCallback+0x74>
          rxIndex++;
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	3301      	adds	r3, #1
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000e2e:	701a      	strb	r2, [r3, #0]
      }
      
      // Continue receiving
      HAL_UART_Receive_IT(&huart1, &rxBuffer[rxIndex], 1);
 8000e30:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <HAL_UART_RxCpltCallback+0x94>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <HAL_UART_RxCpltCallback+0x98>)
 8000e3a:	4413      	add	r3, r2
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <HAL_UART_RxCpltCallback+0x9c>)
 8000e42:	f004 faa3 	bl	800538c <HAL_UART_Receive_IT>
  }
}
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40013800 	.word	0x40013800
 8000e50:	20000124 	.word	0x20000124
 8000e54:	20000104 	.word	0x20000104
 8000e58:	20000210 	.word	0x20000210
 8000e5c:	20000125 	.word	0x20000125

08000e60 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d102      	bne.n	8000e76 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000e70:	4b04      	ldr	r3, [pc, #16]	@ (8000e84 <BSP_PB_Callback+0x24>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	601a      	str	r2, [r3, #0]
  }
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000100 	.word	0x20000100

08000e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e8c:	b672      	cpsid	i
}
 8000e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <Error_Handler+0x8>

08000e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb6:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_MspInit+0x44>)
 8000ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec6:	603b      	str	r3, [r7, #0]
 8000ec8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000eca:	f002 f92b 	bl	8003124 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40021000 	.word	0x40021000

08000edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <NMI_Handler+0x4>

08000ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <BusFault_Handler+0x4>

08000efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <UsageFault_Handler+0x4>

08000f04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f32:	f000 fe0b 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f40:	4802      	ldr	r0, [pc, #8]	@ (8000f4c <USART1_IRQHandler+0x10>)
 8000f42:	f004 fa6f 	bl	8005424 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000210 	.word	0x20000210

08000f50 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f000 fcc3 	bl	80018e0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	e00a      	b.n	8000f86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f70:	f3af 8000 	nop.w
 8000f74:	4601      	mov	r1, r0
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	1c5a      	adds	r2, r3, #1
 8000f7a:	60ba      	str	r2, [r7, #8]
 8000f7c:	b2ca      	uxtb	r2, r1
 8000f7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	3301      	adds	r3, #1
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	697a      	ldr	r2, [r7, #20]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	dbf0      	blt.n	8000f70 <_read+0x12>
  }

  return len;
 8000f8e:	687b      	ldr	r3, [r7, #4]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	e009      	b.n	8000fbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	1c5a      	adds	r2, r3, #1
 8000fae:	60ba      	str	r2, [r7, #8]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fd08 	bl	80019c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	dbf1      	blt.n	8000faa <_write+0x12>
  }
  return len;
 8000fc6:	687b      	ldr	r3, [r7, #4]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <_close>:

int _close(int file)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff8:	605a      	str	r2, [r3, #4]
  return 0;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <_isatty>:

int _isatty(int file)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001010:	2301      	movs	r3, #1
}
 8001012:	4618      	mov	r0, r3
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800101e:	b480      	push	{r7}
 8001020:	b085      	sub	sp, #20
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800102a:	2300      	movs	r3, #0
}
 800102c:	4618      	mov	r0, r3
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f006 fbc8 	bl	80077fc <__errno>
 800106c:	4603      	mov	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	@ (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <_sbrk+0x64>)
 8001088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20008000 	.word	0x20008000
 8001098:	00000400 	.word	0x00000400
 800109c:	20000128 	.word	0x20000128
 80010a0:	20000498 	.word	0x20000498

080010a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <SystemInit+0x20>)
 80010aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <SystemInit+0x20>)
 80010b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08e      	sub	sp, #56	@ 0x38
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e8:	463b      	mov	r3, r7
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
 80010f4:	611a      	str	r2, [r3, #16]
 80010f6:	615a      	str	r2, [r3, #20]
 80010f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010fa:	4b2c      	ldr	r3, [pc, #176]	@ (80011ac <MX_TIM3_Init+0xe4>)
 80010fc:	4a2c      	ldr	r2, [pc, #176]	@ (80011b0 <MX_TIM3_Init+0xe8>)
 80010fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 170-1;
 8001100:	4b2a      	ldr	r3, [pc, #168]	@ (80011ac <MX_TIM3_Init+0xe4>)
 8001102:	22a9      	movs	r2, #169	@ 0xa9
 8001104:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001106:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <MX_TIM3_Init+0xe4>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800110c:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <MX_TIM3_Init+0xe4>)
 800110e:	2263      	movs	r2, #99	@ 0x63
 8001110:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001112:	4b26      	ldr	r3, [pc, #152]	@ (80011ac <MX_TIM3_Init+0xe4>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001118:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <MX_TIM3_Init+0xe4>)
 800111a:	2200      	movs	r2, #0
 800111c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800111e:	4823      	ldr	r0, [pc, #140]	@ (80011ac <MX_TIM3_Init+0xe4>)
 8001120:	f002 ff2e 	bl	8003f80 <HAL_TIM_Base_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800112a:	f7ff fead 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800112e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001138:	4619      	mov	r1, r3
 800113a:	481c      	ldr	r0, [pc, #112]	@ (80011ac <MX_TIM3_Init+0xe4>)
 800113c:	f003 f9ec 	bl	8004518 <HAL_TIM_ConfigClockSource>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001146:	f7ff fe9f 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_TIM3_Init+0xe4>)
 800114c:	f002 ff6f 	bl	800402e <HAL_TIM_PWM_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001156:	f7ff fe97 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4619      	mov	r1, r3
 8001168:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_TIM3_Init+0xe4>)
 800116a:	f003 ff23 	bl	8004fb4 <HAL_TIMEx_MasterConfigSynchronization>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001174:	f7ff fe88 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001178:	2360      	movs	r3, #96	@ 0x60
 800117a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	2204      	movs	r2, #4
 800118c:	4619      	mov	r1, r3
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <MX_TIM3_Init+0xe4>)
 8001190:	f003 f8ae 	bl	80042f0 <HAL_TIM_PWM_ConfigChannel>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800119a:	f7ff fe75 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800119e:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MX_TIM3_Init+0xe4>)
 80011a0:	f000 f976 	bl	8001490 <HAL_TIM_MspPostInit>

}
 80011a4:	bf00      	nop
 80011a6:	3738      	adds	r7, #56	@ 0x38
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	2000012c 	.word	0x2000012c
 80011b0:	40000400 	.word	0x40000400

080011b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	@ 0x38
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c8:	f107 031c 	add.w	r3, r7, #28
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
 80011e2:	615a      	str	r2, [r3, #20]
 80011e4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80011e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001298 <MX_TIM4_Init+0xe4>)
 80011e8:	4a2c      	ldr	r2, [pc, #176]	@ (800129c <MX_TIM4_Init+0xe8>)
 80011ea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 170-1;
 80011ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <MX_TIM4_Init+0xe4>)
 80011ee:	22a9      	movs	r2, #169	@ 0xa9
 80011f0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f2:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <MX_TIM4_Init+0xe4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 80011f8:	4b27      	ldr	r3, [pc, #156]	@ (8001298 <MX_TIM4_Init+0xe4>)
 80011fa:	2263      	movs	r2, #99	@ 0x63
 80011fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fe:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <MX_TIM4_Init+0xe4>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001204:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <MX_TIM4_Init+0xe4>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800120a:	4823      	ldr	r0, [pc, #140]	@ (8001298 <MX_TIM4_Init+0xe4>)
 800120c:	f002 feb8 	bl	8003f80 <HAL_TIM_Base_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001216:	f7ff fe37 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800121a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001220:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001224:	4619      	mov	r1, r3
 8001226:	481c      	ldr	r0, [pc, #112]	@ (8001298 <MX_TIM4_Init+0xe4>)
 8001228:	f003 f976 	bl	8004518 <HAL_TIM_ConfigClockSource>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001232:	f7ff fe29 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001236:	4818      	ldr	r0, [pc, #96]	@ (8001298 <MX_TIM4_Init+0xe4>)
 8001238:	f002 fef9 	bl	800402e <HAL_TIM_PWM_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001242:	f7ff fe21 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	4810      	ldr	r0, [pc, #64]	@ (8001298 <MX_TIM4_Init+0xe4>)
 8001256:	f003 fead 	bl	8004fb4 <HAL_TIMEx_MasterConfigSynchronization>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001260:	f7ff fe12 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001264:	2360      	movs	r3, #96	@ 0x60
 8001266:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800126c:	2300      	movs	r3, #0
 800126e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001274:	463b      	mov	r3, r7
 8001276:	2200      	movs	r2, #0
 8001278:	4619      	mov	r1, r3
 800127a:	4807      	ldr	r0, [pc, #28]	@ (8001298 <MX_TIM4_Init+0xe4>)
 800127c:	f003 f838 	bl	80042f0 <HAL_TIM_PWM_ConfigChannel>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001286:	f7ff fdff 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800128a:	4803      	ldr	r0, [pc, #12]	@ (8001298 <MX_TIM4_Init+0xe4>)
 800128c:	f000 f900 	bl	8001490 <HAL_TIM_MspPostInit>

}
 8001290:	bf00      	nop
 8001292:	3738      	adds	r7, #56	@ 0x38
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000178 	.word	0x20000178
 800129c:	40000800 	.word	0x40000800

080012a0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b09c      	sub	sp, #112	@ 0x70
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
 80012d0:	615a      	str	r2, [r3, #20]
 80012d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2234      	movs	r2, #52	@ 0x34
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f006 fa2d 	bl	800773a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80012e0:	4b45      	ldr	r3, [pc, #276]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80012e2:	4a46      	ldr	r2, [pc, #280]	@ (80013fc <MX_TIM8_Init+0x15c>)
 80012e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 170-1;
 80012e6:	4b44      	ldr	r3, [pc, #272]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80012e8:	22a9      	movs	r2, #169	@ 0xa9
 80012ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ec:	4b42      	ldr	r3, [pc, #264]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 80012f2:	4b41      	ldr	r3, [pc, #260]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80012f4:	2263      	movs	r2, #99	@ 0x63
 80012f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f8:	4b3f      	ldr	r3, [pc, #252]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80012fe:	4b3e      	ldr	r3, [pc, #248]	@ (80013f8 <MX_TIM8_Init+0x158>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001304:	4b3c      	ldr	r3, [pc, #240]	@ (80013f8 <MX_TIM8_Init+0x158>)
 8001306:	2200      	movs	r2, #0
 8001308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800130a:	483b      	ldr	r0, [pc, #236]	@ (80013f8 <MX_TIM8_Init+0x158>)
 800130c:	f002 fe38 	bl	8003f80 <HAL_TIM_Base_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001316:	f7ff fdb7 	bl	8000e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800131e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001320:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001324:	4619      	mov	r1, r3
 8001326:	4834      	ldr	r0, [pc, #208]	@ (80013f8 <MX_TIM8_Init+0x158>)
 8001328:	f003 f8f6 	bl	8004518 <HAL_TIM_ConfigClockSource>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001332:	f7ff fda9 	bl	8000e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001336:	4830      	ldr	r0, [pc, #192]	@ (80013f8 <MX_TIM8_Init+0x158>)
 8001338:	f002 fe79 	bl	800402e <HAL_TIM_PWM_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001342:	f7ff fda1 	bl	8000e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001346:	2300      	movs	r3, #0
 8001348:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001352:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001356:	4619      	mov	r1, r3
 8001358:	4827      	ldr	r0, [pc, #156]	@ (80013f8 <MX_TIM8_Init+0x158>)
 800135a:	f003 fe2b 	bl	8004fb4 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001364:	f7ff fd90 	bl	8000e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001368:	2360      	movs	r3, #96	@ 0x60
 800136a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001370:	2300      	movs	r3, #0
 8001372:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001374:	2300      	movs	r3, #0
 8001376:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001384:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001388:	2204      	movs	r2, #4
 800138a:	4619      	mov	r1, r3
 800138c:	481a      	ldr	r0, [pc, #104]	@ (80013f8 <MX_TIM8_Init+0x158>)
 800138e:	f002 ffaf 	bl	80042f0 <HAL_TIM_PWM_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001398:	f7ff fd76 	bl	8000e88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80013c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80013c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80013cc:	2300      	movs	r3, #0
 80013ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80013da:	f003 fe6d 	bl	80050b8 <HAL_TIMEx_ConfigBreakDeadTime>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 80013e4:	f7ff fd50 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80013e8:	4803      	ldr	r0, [pc, #12]	@ (80013f8 <MX_TIM8_Init+0x158>)
 80013ea:	f000 f851 	bl	8001490 <HAL_TIM_MspPostInit>

}
 80013ee:	bf00      	nop
 80013f0:	3770      	adds	r7, #112	@ 0x70
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200001c4 	.word	0x200001c4
 80013fc:	40013400 	.word	0x40013400

08001400 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <HAL_TIM_Base_MspInit+0x80>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d10c      	bne.n	800142c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001412:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001416:	4a1b      	ldr	r2, [pc, #108]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6593      	str	r3, [r2, #88]	@ 0x58
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800142a:	e022      	b.n	8001472 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM4)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a15      	ldr	r2, [pc, #84]	@ (8001488 <HAL_TIM_Base_MspInit+0x88>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d10c      	bne.n	8001450 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143a:	4a12      	ldr	r2, [pc, #72]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	6593      	str	r3, [r2, #88]	@ 0x58
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
}
 800144e:	e010      	b.n	8001472 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM8)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <HAL_TIM_Base_MspInit+0x8c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10b      	bne.n	8001472 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145e:	4a09      	ldr	r2, [pc, #36]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001460:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001464:	6613      	str	r3, [r2, #96]	@ 0x60
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <HAL_TIM_Base_MspInit+0x84>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800146a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
}
 8001472:	bf00      	nop
 8001474:	371c      	adds	r7, #28
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40000400 	.word	0x40000400
 8001484:	40021000 	.word	0x40021000
 8001488:	40000800 	.word	0x40000800
 800148c:	40013400 	.word	0x40013400

08001490 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a33      	ldr	r2, [pc, #204]	@ (800157c <HAL_TIM_MspPostInit+0xec>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d11d      	bne.n	80014ee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	4b33      	ldr	r3, [pc, #204]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	4a32      	ldr	r2, [pc, #200]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014be:	4b30      	ldr	r3, [pc, #192]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ca:	2380      	movs	r3, #128	@ 0x80
 80014cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ce:	2302      	movs	r3, #2
 80014d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014da:	2302      	movs	r3, #2
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	4619      	mov	r1, r3
 80014e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e8:	f000 fda0 	bl	800202c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80014ec:	e042      	b.n	8001574 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a24      	ldr	r2, [pc, #144]	@ (8001584 <HAL_TIM_MspPostInit+0xf4>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d11c      	bne.n	8001532 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	4b21      	ldr	r3, [pc, #132]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 80014fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fc:	4a20      	ldr	r2, [pc, #128]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 80014fe:	f043 0302 	orr.w	r3, r3, #2
 8001502:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001504:	4b1e      	ldr	r3, [pc, #120]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001510:	2340      	movs	r3, #64	@ 0x40
 8001512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001520:	2302      	movs	r3, #2
 8001522:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	4817      	ldr	r0, [pc, #92]	@ (8001588 <HAL_TIM_MspPostInit+0xf8>)
 800152c:	f000 fd7e 	bl	800202c <HAL_GPIO_Init>
}
 8001530:	e020      	b.n	8001574 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM8)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a15      	ldr	r2, [pc, #84]	@ (800158c <HAL_TIM_MspPostInit+0xfc>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d11b      	bne.n	8001574 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153c:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a0f      	ldr	r2, [pc, #60]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 8001542:	f043 0304 	orr.w	r3, r3, #4
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <HAL_TIM_MspPostInit+0xf0>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001554:	2380      	movs	r3, #128	@ 0x80
 8001556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	2302      	movs	r3, #2
 800155a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001560:	2300      	movs	r3, #0
 8001562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001564:	2304      	movs	r3, #4
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	4808      	ldr	r0, [pc, #32]	@ (8001590 <HAL_TIM_MspPostInit+0x100>)
 8001570:	f000 fd5c 	bl	800202c <HAL_GPIO_Init>
}
 8001574:	bf00      	nop
 8001576:	3728      	adds	r7, #40	@ 0x28
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40000400 	.word	0x40000400
 8001580:	40021000 	.word	0x40021000
 8001584:	40000800 	.word	0x40000800
 8001588:	48000400 	.word	0x48000400
 800158c:	40013400 	.word	0x40013400
 8001590:	48000800 	.word	0x48000800

08001594 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001598:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 800159a:	4a23      	ldr	r2, [pc, #140]	@ (8001628 <MX_USART1_UART_Init+0x94>)
 800159c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015ba:	220c      	movs	r2, #12
 80015bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c4:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015d8:	2200      	movs	r2, #0
 80015da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015dc:	4811      	ldr	r0, [pc, #68]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015de:	f003 fdf7 	bl	80051d0 <HAL_UART_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80015e8:	f7ff fc4e 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ec:	2100      	movs	r1, #0
 80015ee:	480d      	ldr	r0, [pc, #52]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 80015f0:	f005 fe3d 	bl	800726e <HAL_UARTEx_SetTxFifoThreshold>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015fa:	f7ff fc45 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015fe:	2100      	movs	r1, #0
 8001600:	4808      	ldr	r0, [pc, #32]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 8001602:	f005 fe72 	bl	80072ea <HAL_UARTEx_SetRxFifoThreshold>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800160c:	f7ff fc3c 	bl	8000e88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001610:	4804      	ldr	r0, [pc, #16]	@ (8001624 <MX_USART1_UART_Init+0x90>)
 8001612:	f005 fdf3 	bl	80071fc <HAL_UARTEx_DisableFifoMode>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800161c:	f7ff fc34 	bl	8000e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000210 	.word	0x20000210
 8001628:	40013800 	.word	0x40013800

0800162c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b09a      	sub	sp, #104	@ 0x68
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	2244      	movs	r2, #68	@ 0x44
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f006 f874 	bl	800773a <memset>
  if(uartHandle->Instance==USART1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <HAL_UART_MspInit+0xb4>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d13d      	bne.n	80016d8 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800165c:	2301      	movs	r3, #1
 800165e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4618      	mov	r0, r3
 800166a:	f002 fa99 	bl	8003ba0 <HAL_RCCEx_PeriphCLKConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001674:	f7ff fc08 	bl	8000e88 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001678:	4b1a      	ldr	r3, [pc, #104]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 800167a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800167c:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 800167e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001682:	6613      	str	r3, [r2, #96]	@ 0x60
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 8001686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001688:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 8001692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001694:	4a13      	ldr	r2, [pc, #76]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 8001696:	f043 0304 	orr.w	r3, r3, #4
 800169a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169c:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <HAL_UART_MspInit+0xb8>)
 800169e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016a8:	2330      	movs	r3, #48	@ 0x30
 80016aa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b8:	2307      	movs	r3, #7
 80016ba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016c0:	4619      	mov	r1, r3
 80016c2:	4809      	ldr	r0, [pc, #36]	@ (80016e8 <HAL_UART_MspInit+0xbc>)
 80016c4:	f000 fcb2 	bl	800202c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80016c8:	2200      	movs	r2, #0
 80016ca:	2100      	movs	r1, #0
 80016cc:	2025      	movs	r0, #37	@ 0x25
 80016ce:	f000 fb58 	bl	8001d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016d2:	2025      	movs	r0, #37	@ 0x25
 80016d4:	f000 fb6f 	bl	8001db6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016d8:	bf00      	nop
 80016da:	3768      	adds	r7, #104	@ 0x68
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40013800 	.word	0x40013800
 80016e4:	40021000 	.word	0x40021000
 80016e8:	48000800 	.word	0x48000800

080016ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016ec:	480d      	ldr	r0, [pc, #52]	@ (8001724 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016ee:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016f0:	f7ff fcd8 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f4:	480c      	ldr	r0, [pc, #48]	@ (8001728 <LoopForever+0x6>)
  ldr r1, =_edata
 80016f6:	490d      	ldr	r1, [pc, #52]	@ (800172c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <LoopForever+0xe>)
  movs r3, #0
 80016fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80016fc:	e002      	b.n	8001704 <LoopCopyDataInit>

080016fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001702:	3304      	adds	r3, #4

08001704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001708:	d3f9      	bcc.n	80016fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800170a:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <LoopForever+0x12>)
  ldr r4, =_ebss
 800170c:	4c0a      	ldr	r4, [pc, #40]	@ (8001738 <LoopForever+0x16>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001710:	e001      	b.n	8001716 <LoopFillZerobss>

08001712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001714:	3204      	adds	r2, #4

08001716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001718:	d3fb      	bcc.n	8001712 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800171a:	f006 f875 	bl	8007808 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800171e:	f7ff fa3f 	bl	8000ba0 <main>

08001722 <LoopForever>:

LoopForever:
    b LoopForever
 8001722:	e7fe      	b.n	8001722 <LoopForever>
  ldr   r0, =_estack
 8001724:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800172c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001730:	08008784 	.word	0x08008784
  ldr r2, =_sbss
 8001734:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001738:	20000494 	.word	0x20000494

0800173c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800173c:	e7fe      	b.n	800173c <ADC1_2_IRQHandler>
	...

08001740 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b088      	sub	sp, #32
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800174a:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <BSP_LED_Init+0x64>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	4a15      	ldr	r2, [pc, #84]	@ (80017a4 <BSP_LED_Init+0x64>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <BSP_LED_Init+0x64>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8001762:	2320      	movs	r3, #32
 8001764:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001766:	2301      	movs	r3, #1
 8001768:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	4a0c      	ldr	r2, [pc, #48]	@ (80017a8 <BSP_LED_Init+0x68>)
 8001776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177a:	f107 020c 	add.w	r2, r7, #12
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f000 fc53 	bl	800202c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	4a07      	ldr	r2, [pc, #28]	@ (80017a8 <BSP_LED_Init+0x68>)
 800178a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178e:	2120      	movs	r1, #32
 8001790:	2200      	movs	r2, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f000 fdcc 	bl	8002330 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3720      	adds	r7, #32
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000
 80017a8:	20000008 	.word	0x20000008

080017ac <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	4a06      	ldr	r2, [pc, #24]	@ (80017d4 <BSP_LED_On+0x28>)
 80017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017be:	2120      	movs	r1, #32
 80017c0:	2201      	movs	r2, #1
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 fdb4 	bl	8002330 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20000008 	.word	0x20000008

080017d8 <BSP_LED_Toggle>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <BSP_LED_Toggle+0x28>)
 80017e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ea:	2220      	movs	r2, #32
 80017ec:	4611      	mov	r1, r2
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 fdb6 	bl	8002360 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000008 	.word	0x20000008

08001804 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	460a      	mov	r2, r1
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	4613      	mov	r3, r2
 8001812:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8001814:	4b2c      	ldr	r3, [pc, #176]	@ (80018c8 <BSP_PB_Init+0xc4>)
 8001816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001818:	4a2b      	ldr	r2, [pc, #172]	@ (80018c8 <BSP_PB_Init+0xc4>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001820:	4b29      	ldr	r3, [pc, #164]	@ (80018c8 <BSP_PB_Init+0xc4>)
 8001822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800182c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001830:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001832:	2302      	movs	r3, #2
 8001834:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001836:	2302      	movs	r3, #2
 8001838:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800183a:	79bb      	ldrb	r3, [r7, #6]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10c      	bne.n	800185a <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	4a21      	ldr	r2, [pc, #132]	@ (80018cc <BSP_PB_Init+0xc8>)
 8001848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184c:	f107 020c 	add.w	r2, r7, #12
 8001850:	4611      	mov	r1, r2
 8001852:	4618      	mov	r0, r3
 8001854:	f000 fbea 	bl	800202c <HAL_GPIO_Init>
 8001858:	e031      	b.n	80018be <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800185a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800185e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4a1a      	ldr	r2, [pc, #104]	@ (80018cc <BSP_PB_Init+0xc8>)
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	f107 020c 	add.w	r2, r7, #12
 800186c:	4611      	mov	r1, r2
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fbdc 	bl	800202c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	4a15      	ldr	r2, [pc, #84]	@ (80018d0 <BSP_PB_Init+0xcc>)
 800187a:	441a      	add	r2, r3
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	4915      	ldr	r1, [pc, #84]	@ (80018d4 <BSP_PB_Init+0xd0>)
 8001880:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001884:	4619      	mov	r1, r3
 8001886:	4610      	mov	r0, r2
 8001888:	f000 fb8c 	bl	8001fa4 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4a0f      	ldr	r2, [pc, #60]	@ (80018d0 <BSP_PB_Init+0xcc>)
 8001892:	1898      	adds	r0, r3, r2
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	4a10      	ldr	r2, [pc, #64]	@ (80018d8 <BSP_PB_Init+0xd4>)
 8001898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189c:	461a      	mov	r2, r3
 800189e:	2100      	movs	r1, #0
 80018a0:	f000 fb63 	bl	8001f6a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80018a4:	2028      	movs	r0, #40	@ 0x28
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	4a0c      	ldr	r2, [pc, #48]	@ (80018dc <BSP_PB_Init+0xd8>)
 80018aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ae:	2200      	movs	r2, #0
 80018b0:	4619      	mov	r1, r3
 80018b2:	f000 fa66 	bl	8001d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80018b6:	2328      	movs	r3, #40	@ 0x28
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fa7c 	bl	8001db6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3720      	adds	r7, #32
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40021000 	.word	0x40021000
 80018cc:	2000000c 	.word	0x2000000c
 80018d0:	200002a4 	.word	0x200002a4
 80018d4:	08008614 	.word	0x08008614
 80018d8:	20000014 	.word	0x20000014
 80018dc:	20000018 	.word	0x20000018

080018e0 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <BSP_PB_IRQHandler+0x20>)
 80018f0:	4413      	add	r3, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 fb6a 	bl	8001fcc <HAL_EXTI_IRQHandler>
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	200002a4 	.word	0x200002a4

08001904 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d903      	bls.n	8001922 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800191a:	f06f 0301 	mvn.w	r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	e018      	b.n	8001954 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	2294      	movs	r2, #148	@ 0x94
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	4a0d      	ldr	r2, [pc, #52]	@ (8001960 <BSP_COM_Init+0x5c>)
 800192c:	4413      	add	r3, r2
 800192e:	4618      	mov	r0, r3
 8001930:	f000 f86e 	bl	8001a10 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	2294      	movs	r2, #148	@ 0x94
 8001938:	fb02 f303 	mul.w	r3, r2, r3
 800193c:	4a08      	ldr	r2, [pc, #32]	@ (8001960 <BSP_COM_Init+0x5c>)
 800193e:	4413      	add	r3, r2
 8001940:	6839      	ldr	r1, [r7, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f000 f80e 	bl	8001964 <MX_LPUART1_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d002      	beq.n	8001954 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800194e:	f06f 0303 	mvn.w	r3, #3
 8001952:	e000      	b.n	8001956 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001954:	68fb      	ldr	r3, [r7, #12]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200002ac 	.word	0x200002ac

08001964 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800196e:	4b15      	ldr	r3, [pc, #84]	@ (80019c4 <MX_LPUART1_Init+0x60>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	220c      	movs	r2, #12
 8001982:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	895b      	ldrh	r3, [r3, #10]
 8001988:	461a      	mov	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685a      	ldr	r2, [r3, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	891b      	ldrh	r3, [r3, #8]
 800199a:	461a      	mov	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	899b      	ldrh	r3, [r3, #12]
 80019a4:	461a      	mov	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019b0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f003 fc0c 	bl	80051d0 <HAL_UART_Init>
 80019b8:	4603      	mov	r3, r0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000010 	.word	0x20000010

080019c8 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80019d0:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <__io_putchar+0x30>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	2394      	movs	r3, #148	@ 0x94
 80019d8:	fb02 f303 	mul.w	r3, r2, r3
 80019dc:	4a07      	ldr	r2, [pc, #28]	@ (80019fc <__io_putchar+0x34>)
 80019de:	1898      	adds	r0, r3, r2
 80019e0:	1d39      	adds	r1, r7, #4
 80019e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019e6:	2201      	movs	r2, #1
 80019e8:	f003 fc42 	bl	8005270 <HAL_UART_Transmit>
  return ch;
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000340 	.word	0x20000340
 80019fc:	200002ac 	.word	0x200002ac

08001a00 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fa2b 	bl	8000e60 <BSP_PB_Callback>
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001a18:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1c:	4a21      	ldr	r2, [pc, #132]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a24:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001a30:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3c:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001a48:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4c:	4a15      	ldr	r2, [pc, #84]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a54:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <COM1_MspInit+0x94>)
 8001a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001a60:	2304      	movs	r3, #4
 8001a62:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001a70:	230c      	movs	r3, #12
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a7e:	f000 fad5 	bl	800202c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001a82:	2308      	movs	r3, #8
 8001a84:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001a8a:	230c      	movs	r3, #12
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a98:	f000 fac8 	bl	800202c <HAL_GPIO_Init>
}
 8001a9c:	bf00      	nop
 8001a9e:	3728      	adds	r7, #40	@ 0x28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab2:	2003      	movs	r0, #3
 8001ab4:	f000 f95a 	bl	8001d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f000 f80d 	bl	8001ad8 <HAL_InitTick>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d002      	beq.n	8001aca <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	71fb      	strb	r3, [r7, #7]
 8001ac8:	e001      	b.n	8001ace <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001aca:	f7ff f9e3 	bl	8000e94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ace:	79fb      	ldrb	r3, [r7, #7]

}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ae4:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <HAL_InitTick+0x68>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d022      	beq.n	8001b32 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001aec:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <HAL_InitTick+0x6c>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <HAL_InitTick+0x68>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001af8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b00:	4618      	mov	r0, r3
 8001b02:	f000 f966 	bl	8001dd2 <HAL_SYSTICK_Config>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10f      	bne.n	8001b2c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b0f      	cmp	r3, #15
 8001b10:	d809      	bhi.n	8001b26 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b12:	2200      	movs	r2, #0
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1a:	f000 f932 	bl	8001d82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <HAL_InitTick+0x70>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	e007      	b.n	8001b36 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	73fb      	strb	r3, [r7, #15]
 8001b2a:	e004      	b.n	8001b36 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	73fb      	strb	r3, [r7, #15]
 8001b30:	e001      	b.n	8001b36 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000020 	.word	0x20000020
 8001b44:	20000004 	.word	0x20000004
 8001b48:	2000001c 	.word	0x2000001c

08001b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <HAL_IncTick+0x1c>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <HAL_IncTick+0x20>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4413      	add	r3, r2
 8001b5a:	4a03      	ldr	r2, [pc, #12]	@ (8001b68 <HAL_IncTick+0x1c>)
 8001b5c:	6013      	str	r3, [r2, #0]
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	20000344 	.word	0x20000344
 8001b6c:	20000020 	.word	0x20000020

08001b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b03      	ldr	r3, [pc, #12]	@ (8001b84 <HAL_GetTick+0x14>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20000344 	.word	0x20000344

08001b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b90:	f7ff ffee 	bl	8001b70 <HAL_GetTick>
 8001b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba0:	d004      	beq.n	8001bac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba2:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <HAL_Delay+0x40>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	4413      	add	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bac:	bf00      	nop
 8001bae:	f7ff ffdf 	bl	8001b70 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d8f7      	bhi.n	8001bae <HAL_Delay+0x26>
  {
  }
}
 8001bbe:	bf00      	nop
 8001bc0:	bf00      	nop
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000020 	.word	0x20000020

08001bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001be8:	4013      	ands	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bfe:	4a04      	ldr	r2, [pc, #16]	@ (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60d3      	str	r3, [r2, #12]
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c18:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <__NVIC_GetPriorityGrouping+0x18>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	f003 0307 	and.w	r3, r3, #7
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	db0b      	blt.n	8001c5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f003 021f 	and.w	r2, r3, #31
 8001c48:	4907      	ldr	r1, [pc, #28]	@ (8001c68 <__NVIC_EnableIRQ+0x38>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	2001      	movs	r0, #1
 8001c52:	fa00 f202 	lsl.w	r2, r0, r2
 8001c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000e100 	.word	0xe000e100

08001c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	db0a      	blt.n	8001c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	490c      	ldr	r1, [pc, #48]	@ (8001cb8 <__NVIC_SetPriority+0x4c>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	0112      	lsls	r2, r2, #4
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	440b      	add	r3, r1
 8001c90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c94:	e00a      	b.n	8001cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4908      	ldr	r1, [pc, #32]	@ (8001cbc <__NVIC_SetPriority+0x50>)
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	3b04      	subs	r3, #4
 8001ca4:	0112      	lsls	r2, r2, #4
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	440b      	add	r3, r1
 8001caa:	761a      	strb	r2, [r3, #24]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000e100 	.word	0xe000e100
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b089      	sub	sp, #36	@ 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f1c3 0307 	rsb	r3, r3, #7
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	bf28      	it	cs
 8001cde:	2304      	movcs	r3, #4
 8001ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d902      	bls.n	8001cf0 <NVIC_EncodePriority+0x30>
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3b03      	subs	r3, #3
 8001cee:	e000      	b.n	8001cf2 <NVIC_EncodePriority+0x32>
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	401a      	ands	r2, r3
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d08:	f04f 31ff 	mov.w	r1, #4294967295
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	43d9      	mvns	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	4313      	orrs	r3, r2
         );
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3724      	adds	r7, #36	@ 0x24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
	...

08001d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d38:	d301      	bcc.n	8001d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e00f      	b.n	8001d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d68 <SysTick_Config+0x40>)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d46:	210f      	movs	r1, #15
 8001d48:	f04f 30ff 	mov.w	r0, #4294967295
 8001d4c:	f7ff ff8e 	bl	8001c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <SysTick_Config+0x40>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d56:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <SysTick_Config+0x40>)
 8001d58:	2207      	movs	r2, #7
 8001d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	e000e010 	.word	0xe000e010

08001d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ff29 	bl	8001bcc <__NVIC_SetPriorityGrouping>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b086      	sub	sp, #24
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d90:	f7ff ff40 	bl	8001c14 <__NVIC_GetPriorityGrouping>
 8001d94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68b9      	ldr	r1, [r7, #8]
 8001d9a:	6978      	ldr	r0, [r7, #20]
 8001d9c:	f7ff ff90 	bl	8001cc0 <NVIC_EncodePriority>
 8001da0:	4602      	mov	r2, r0
 8001da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001da6:	4611      	mov	r1, r2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ff5f 	bl	8001c6c <__NVIC_SetPriority>
}
 8001dae:	bf00      	nop
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff33 	bl	8001c30 <__NVIC_EnableIRQ>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ffa4 	bl	8001d28 <SysTick_Config>
 8001de0:	4603      	mov	r3, r0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b085      	sub	sp, #20
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d005      	beq.n	8001e0e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2204      	movs	r2, #4
 8001e06:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
 8001e0c:	e037      	b.n	8001e7e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 020e 	bic.w	r2, r2, #14
 8001e1c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e2c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0201 	bic.w	r2, r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e42:	f003 021f 	and.w	r2, r3, #31
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e50:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e5a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00c      	beq.n	8001e7e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e72:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e7c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d00d      	beq.n	8001ed0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	73fb      	strb	r3, [r7, #15]
 8001ece:	e047      	b.n	8001f60 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 020e 	bic.w	r2, r2, #14
 8001ede:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f022 0201 	bic.w	r2, r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001efa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001efe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f12:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f1c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00c      	beq.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f34:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f3e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	4798      	blx	r3
    }
  }
  return status;
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b087      	sub	sp, #28
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	460b      	mov	r3, r1
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8001f7c:	7afb      	ldrb	r3, [r7, #11]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d103      	bne.n	8001f8a <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	605a      	str	r2, [r3, #4]
      break;
 8001f88:	e005      	b.n	8001f96 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	75fb      	strb	r3, [r7, #23]
      break;
 8001f94:	bf00      	nop
  }

  return status;
 8001f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	371c      	adds	r7, #28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d101      	bne.n	8001fb8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e003      	b.n	8001fc0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
  }
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	0c1b      	lsrs	r3, r3, #16
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 031f 	and.w	r3, r3, #31
 8001fe8:	2201      	movs	r2, #1
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	015a      	lsls	r2, r3, #5
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <HAL_EXTI_IRQHandler+0x5c>)
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	4013      	ands	r3, r2
 8002002:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d009      	beq.n	800201e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d002      	beq.n	800201e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4798      	blx	r3
    }
  }
}
 800201e:	bf00      	nop
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40010414 	.word	0x40010414

0800202c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800203a:	e15a      	b.n	80022f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	2101      	movs	r1, #1
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	4013      	ands	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	f000 814c 	beq.w	80022ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	2b01      	cmp	r3, #1
 800205e:	d005      	beq.n	800206c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002068:	2b02      	cmp	r3, #2
 800206a:	d130      	bne.n	80020ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	2203      	movs	r2, #3
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4313      	orrs	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020a2:	2201      	movs	r2, #1
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	f003 0201 	and.w	r2, r3, #1
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	d017      	beq.n	800210a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	2203      	movs	r2, #3
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4013      	ands	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d123      	bne.n	800215e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	08da      	lsrs	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3208      	adds	r2, #8
 800211e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002122:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	220f      	movs	r2, #15
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	4013      	ands	r3, r2
 8002138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	08da      	lsrs	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3208      	adds	r2, #8
 8002158:	6939      	ldr	r1, [r7, #16]
 800215a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	2203      	movs	r2, #3
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0203 	and.w	r2, r3, #3
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 80a6 	beq.w	80022ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a0:	4b5b      	ldr	r3, [pc, #364]	@ (8002310 <HAL_GPIO_Init+0x2e4>)
 80021a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a4:	4a5a      	ldr	r2, [pc, #360]	@ (8002310 <HAL_GPIO_Init+0x2e4>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ac:	4b58      	ldr	r3, [pc, #352]	@ (8002310 <HAL_GPIO_Init+0x2e4>)
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021b8:	4a56      	ldr	r2, [pc, #344]	@ (8002314 <HAL_GPIO_Init+0x2e8>)
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	089b      	lsrs	r3, r3, #2
 80021be:	3302      	adds	r3, #2
 80021c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	f003 0303 	and.w	r3, r3, #3
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	220f      	movs	r2, #15
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021e2:	d01f      	beq.n	8002224 <HAL_GPIO_Init+0x1f8>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a4c      	ldr	r2, [pc, #304]	@ (8002318 <HAL_GPIO_Init+0x2ec>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d019      	beq.n	8002220 <HAL_GPIO_Init+0x1f4>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a4b      	ldr	r2, [pc, #300]	@ (800231c <HAL_GPIO_Init+0x2f0>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d013      	beq.n	800221c <HAL_GPIO_Init+0x1f0>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a4a      	ldr	r2, [pc, #296]	@ (8002320 <HAL_GPIO_Init+0x2f4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d00d      	beq.n	8002218 <HAL_GPIO_Init+0x1ec>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a49      	ldr	r2, [pc, #292]	@ (8002324 <HAL_GPIO_Init+0x2f8>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d007      	beq.n	8002214 <HAL_GPIO_Init+0x1e8>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a48      	ldr	r2, [pc, #288]	@ (8002328 <HAL_GPIO_Init+0x2fc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <HAL_GPIO_Init+0x1e4>
 800220c:	2305      	movs	r3, #5
 800220e:	e00a      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 8002210:	2306      	movs	r3, #6
 8002212:	e008      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 8002214:	2304      	movs	r3, #4
 8002216:	e006      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 8002218:	2303      	movs	r3, #3
 800221a:	e004      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 800221c:	2302      	movs	r3, #2
 800221e:	e002      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 8002220:	2301      	movs	r3, #1
 8002222:	e000      	b.n	8002226 <HAL_GPIO_Init+0x1fa>
 8002224:	2300      	movs	r3, #0
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	f002 0203 	and.w	r2, r2, #3
 800222c:	0092      	lsls	r2, r2, #2
 800222e:	4093      	lsls	r3, r2
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002236:	4937      	ldr	r1, [pc, #220]	@ (8002314 <HAL_GPIO_Init+0x2e8>)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	3302      	adds	r3, #2
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002244:	4b39      	ldr	r3, [pc, #228]	@ (800232c <HAL_GPIO_Init+0x300>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	43db      	mvns	r3, r3
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002268:	4a30      	ldr	r2, [pc, #192]	@ (800232c <HAL_GPIO_Init+0x300>)
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800226e:	4b2f      	ldr	r3, [pc, #188]	@ (800232c <HAL_GPIO_Init+0x300>)
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	43db      	mvns	r3, r3
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	4013      	ands	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002292:	4a26      	ldr	r2, [pc, #152]	@ (800232c <HAL_GPIO_Init+0x300>)
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002298:	4b24      	ldr	r3, [pc, #144]	@ (800232c <HAL_GPIO_Init+0x300>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	43db      	mvns	r3, r3
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4013      	ands	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022bc:	4a1b      	ldr	r2, [pc, #108]	@ (800232c <HAL_GPIO_Init+0x300>)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022c2:	4b1a      	ldr	r3, [pc, #104]	@ (800232c <HAL_GPIO_Init+0x300>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	43db      	mvns	r3, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022e6:	4a11      	ldr	r2, [pc, #68]	@ (800232c <HAL_GPIO_Init+0x300>)
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	3301      	adds	r3, #1
 80022f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f47f ae9d 	bne.w	800203c <HAL_GPIO_Init+0x10>
  }
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	371c      	adds	r7, #28
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40021000 	.word	0x40021000
 8002314:	40010000 	.word	0x40010000
 8002318:	48000400 	.word	0x48000400
 800231c:	48000800 	.word	0x48000800
 8002320:	48000c00 	.word	0x48000c00
 8002324:	48001000 	.word	0x48001000
 8002328:	48001400 	.word	0x48001400
 800232c:	40010400 	.word	0x40010400

08002330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	807b      	strh	r3, [r7, #2]
 800233c:	4613      	mov	r3, r2
 800233e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002340:	787b      	ldrb	r3, [r7, #1]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002346:	887a      	ldrh	r2, [r7, #2]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800234c:	e002      	b.n	8002354 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002372:	887a      	ldrh	r2, [r7, #2]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4013      	ands	r3, r2
 8002378:	041a      	lsls	r2, r3, #16
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	43d9      	mvns	r1, r3
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	400b      	ands	r3, r1
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	619a      	str	r2, [r3, #24]
}
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e08d      	b.n	80024c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d106      	bne.n	80023c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7fe f974 	bl	80006a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2224      	movs	r2, #36	@ 0x24
 80023c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0201 	bic.w	r2, r2, #1
 80023d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d107      	bne.n	800240e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	e006      	b.n	800241c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689a      	ldr	r2, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800241a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	2b02      	cmp	r3, #2
 8002422:	d108      	bne.n	8002436 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	e007      	b.n	8002446 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002444:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002454:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002458:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002468:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691a      	ldr	r2, [r3, #16]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	430a      	orrs	r2, r1
 8002482:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69d9      	ldr	r1, [r3, #28]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1a      	ldr	r2, [r3, #32]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 0201 	orr.w	r2, r2, #1
 80024a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b088      	sub	sp, #32
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	4608      	mov	r0, r1
 80024d6:	4611      	mov	r1, r2
 80024d8:	461a      	mov	r2, r3
 80024da:	4603      	mov	r3, r0
 80024dc:	817b      	strh	r3, [r7, #10]
 80024de:	460b      	mov	r3, r1
 80024e0:	813b      	strh	r3, [r7, #8]
 80024e2:	4613      	mov	r3, r2
 80024e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b20      	cmp	r3, #32
 80024f0:	f040 80f9 	bne.w	80026e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <HAL_I2C_Mem_Write+0x34>
 80024fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d105      	bne.n	800250c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002506:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0ed      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002512:	2b01      	cmp	r3, #1
 8002514:	d101      	bne.n	800251a <HAL_I2C_Mem_Write+0x4e>
 8002516:	2302      	movs	r3, #2
 8002518:	e0e6      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002522:	f7ff fb25 	bl	8001b70 <HAL_GetTick>
 8002526:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	2319      	movs	r3, #25
 800252e:	2201      	movs	r2, #1
 8002530:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 fac3 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0d1      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2221      	movs	r2, #33	@ 0x21
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2240      	movs	r2, #64	@ 0x40
 8002550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6a3a      	ldr	r2, [r7, #32]
 800255e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002564:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800256c:	88f8      	ldrh	r0, [r7, #6]
 800256e:	893a      	ldrh	r2, [r7, #8]
 8002570:	8979      	ldrh	r1, [r7, #10]
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	4603      	mov	r3, r0
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 f9d3 	bl	8002928 <I2C_RequestMemoryWrite>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0a9      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002598:	b29b      	uxth	r3, r3
 800259a:	2bff      	cmp	r3, #255	@ 0xff
 800259c:	d90e      	bls.n	80025bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	22ff      	movs	r2, #255	@ 0xff
 80025a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	8979      	ldrh	r1, [r7, #10]
 80025ac:	2300      	movs	r3, #0
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 fc47 	bl	8002e48 <I2C_TransferConfig>
 80025ba:	e00f      	b.n	80025dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	8979      	ldrh	r1, [r7, #10]
 80025ce:	2300      	movs	r3, #0
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fc36 	bl	8002e48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fac6 	bl	8002b72 <I2C_WaitOnTXISFlagUntilTimeout>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e07b      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	781a      	ldrb	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	1c5a      	adds	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800260a:	b29b      	uxth	r3, r3
 800260c:	3b01      	subs	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002618:	3b01      	subs	r3, #1
 800261a:	b29a      	uxth	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002624:	b29b      	uxth	r3, r3
 8002626:	2b00      	cmp	r3, #0
 8002628:	d034      	beq.n	8002694 <HAL_I2C_Mem_Write+0x1c8>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262e:	2b00      	cmp	r3, #0
 8002630:	d130      	bne.n	8002694 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002638:	2200      	movs	r2, #0
 800263a:	2180      	movs	r1, #128	@ 0x80
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 fa3f 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e04d      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002650:	b29b      	uxth	r3, r3
 8002652:	2bff      	cmp	r3, #255	@ 0xff
 8002654:	d90e      	bls.n	8002674 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	22ff      	movs	r2, #255	@ 0xff
 800265a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002660:	b2da      	uxtb	r2, r3
 8002662:	8979      	ldrh	r1, [r7, #10]
 8002664:	2300      	movs	r3, #0
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fbeb 	bl	8002e48 <I2C_TransferConfig>
 8002672:	e00f      	b.n	8002694 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002678:	b29a      	uxth	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002682:	b2da      	uxtb	r2, r3
 8002684:	8979      	ldrh	r1, [r7, #10]
 8002686:	2300      	movs	r3, #0
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 fbda 	bl	8002e48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d19e      	bne.n	80025dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 faac 	bl	8002c00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e01a      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2220      	movs	r2, #32
 80026b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <HAL_I2C_Mem_Write+0x224>)
 80026c6:	400b      	ands	r3, r1
 80026c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2220      	movs	r2, #32
 80026ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026e2:	2300      	movs	r3, #0
 80026e4:	e000      	b.n	80026e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80026e6:	2302      	movs	r3, #2
  }
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	fe00e800 	.word	0xfe00e800

080026f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	4608      	mov	r0, r1
 80026fe:	4611      	mov	r1, r2
 8002700:	461a      	mov	r2, r3
 8002702:	4603      	mov	r3, r0
 8002704:	817b      	strh	r3, [r7, #10]
 8002706:	460b      	mov	r3, r1
 8002708:	813b      	strh	r3, [r7, #8]
 800270a:	4613      	mov	r3, r2
 800270c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b20      	cmp	r3, #32
 8002718:	f040 80fd 	bne.w	8002916 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800271c:	6a3b      	ldr	r3, [r7, #32]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_I2C_Mem_Read+0x34>
 8002722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002724:	2b00      	cmp	r3, #0
 8002726:	d105      	bne.n	8002734 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800272e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0f1      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800273a:	2b01      	cmp	r3, #1
 800273c:	d101      	bne.n	8002742 <HAL_I2C_Mem_Read+0x4e>
 800273e:	2302      	movs	r3, #2
 8002740:	e0ea      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800274a:	f7ff fa11 	bl	8001b70 <HAL_GetTick>
 800274e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	2319      	movs	r3, #25
 8002756:	2201      	movs	r2, #1
 8002758:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 f9af 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0d5      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2222      	movs	r2, #34	@ 0x22
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2240      	movs	r2, #64	@ 0x40
 8002778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2200      	movs	r2, #0
 8002780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a3a      	ldr	r2, [r7, #32]
 8002786:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800278c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002794:	88f8      	ldrh	r0, [r7, #6]
 8002796:	893a      	ldrh	r2, [r7, #8]
 8002798:	8979      	ldrh	r1, [r7, #10]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	9301      	str	r3, [sp, #4]
 800279e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	4603      	mov	r3, r0
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f000 f913 	bl	80029d0 <I2C_RequestMemoryRead>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0ad      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2bff      	cmp	r3, #255	@ 0xff
 80027c4:	d90e      	bls.n	80027e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	22ff      	movs	r2, #255	@ 0xff
 80027ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	8979      	ldrh	r1, [r7, #10]
 80027d4:	4b52      	ldr	r3, [pc, #328]	@ (8002920 <HAL_I2C_Mem_Read+0x22c>)
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 fb33 	bl	8002e48 <I2C_TransferConfig>
 80027e2:	e00f      	b.n	8002804 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	8979      	ldrh	r1, [r7, #10]
 80027f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002920 <HAL_I2C_Mem_Read+0x22c>)
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 fb22 	bl	8002e48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800280a:	2200      	movs	r2, #0
 800280c:	2104      	movs	r1, #4
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 f956 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e07c      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	1c5a      	adds	r2, r3, #1
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002846:	b29b      	uxth	r3, r3
 8002848:	3b01      	subs	r3, #1
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002854:	b29b      	uxth	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d034      	beq.n	80028c4 <HAL_I2C_Mem_Read+0x1d0>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285e:	2b00      	cmp	r3, #0
 8002860:	d130      	bne.n	80028c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002868:	2200      	movs	r2, #0
 800286a:	2180      	movs	r1, #128	@ 0x80
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 f927 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e04d      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002880:	b29b      	uxth	r3, r3
 8002882:	2bff      	cmp	r3, #255	@ 0xff
 8002884:	d90e      	bls.n	80028a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	22ff      	movs	r2, #255	@ 0xff
 800288a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002890:	b2da      	uxtb	r2, r3
 8002892:	8979      	ldrh	r1, [r7, #10]
 8002894:	2300      	movs	r3, #0
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 fad3 	bl	8002e48 <I2C_TransferConfig>
 80028a2:	e00f      	b.n	80028c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	8979      	ldrh	r1, [r7, #10]
 80028b6:	2300      	movs	r3, #0
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fac2 	bl	8002e48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d19a      	bne.n	8002804 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f994 	bl	8002c00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e01a      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2220      	movs	r2, #32
 80028e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6859      	ldr	r1, [r3, #4]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002924 <HAL_I2C_Mem_Read+0x230>)
 80028f6:	400b      	ands	r3, r1
 80028f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2220      	movs	r2, #32
 80028fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002912:	2300      	movs	r3, #0
 8002914:	e000      	b.n	8002918 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002916:	2302      	movs	r3, #2
  }
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	80002400 	.word	0x80002400
 8002924:	fe00e800 	.word	0xfe00e800

08002928 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af02      	add	r7, sp, #8
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	4608      	mov	r0, r1
 8002932:	4611      	mov	r1, r2
 8002934:	461a      	mov	r2, r3
 8002936:	4603      	mov	r3, r0
 8002938:	817b      	strh	r3, [r7, #10]
 800293a:	460b      	mov	r3, r1
 800293c:	813b      	strh	r3, [r7, #8]
 800293e:	4613      	mov	r3, r2
 8002940:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002942:	88fb      	ldrh	r3, [r7, #6]
 8002944:	b2da      	uxtb	r2, r3
 8002946:	8979      	ldrh	r1, [r7, #10]
 8002948:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <I2C_RequestMemoryWrite+0xa4>)
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f000 fa79 	bl	8002e48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002956:	69fa      	ldr	r2, [r7, #28]
 8002958:	69b9      	ldr	r1, [r7, #24]
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 f909 	bl	8002b72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e02c      	b.n	80029c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d105      	bne.n	800297c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002970:	893b      	ldrh	r3, [r7, #8]
 8002972:	b2da      	uxtb	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	629a      	str	r2, [r3, #40]	@ 0x28
 800297a:	e015      	b.n	80029a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800297c:	893b      	ldrh	r3, [r7, #8]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	b29b      	uxth	r3, r3
 8002982:	b2da      	uxtb	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800298a:	69fa      	ldr	r2, [r7, #28]
 800298c:	69b9      	ldr	r1, [r7, #24]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f8ef 	bl	8002b72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e012      	b.n	80029c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800299e:	893b      	ldrh	r3, [r7, #8]
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	2200      	movs	r2, #0
 80029b0:	2180      	movs	r1, #128	@ 0x80
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 f884 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	80002000 	.word	0x80002000

080029d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	4608      	mov	r0, r1
 80029da:	4611      	mov	r1, r2
 80029dc:	461a      	mov	r2, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	817b      	strh	r3, [r7, #10]
 80029e2:	460b      	mov	r3, r1
 80029e4:	813b      	strh	r3, [r7, #8]
 80029e6:	4613      	mov	r3, r2
 80029e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	8979      	ldrh	r1, [r7, #10]
 80029f0:	4b20      	ldr	r3, [pc, #128]	@ (8002a74 <I2C_RequestMemoryRead+0xa4>)
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	2300      	movs	r3, #0
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f000 fa26 	bl	8002e48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029fc:	69fa      	ldr	r2, [r7, #28]
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f000 f8b6 	bl	8002b72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e02c      	b.n	8002a6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a10:	88fb      	ldrh	r3, [r7, #6]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d105      	bne.n	8002a22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a16:	893b      	ldrh	r3, [r7, #8]
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a20:	e015      	b.n	8002a4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a22:	893b      	ldrh	r3, [r7, #8]
 8002a24:	0a1b      	lsrs	r3, r3, #8
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a30:	69fa      	ldr	r2, [r7, #28]
 8002a32:	69b9      	ldr	r1, [r7, #24]
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f000 f89c 	bl	8002b72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e012      	b.n	8002a6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a44:	893b      	ldrh	r3, [r7, #8]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2200      	movs	r2, #0
 8002a56:	2140      	movs	r1, #64	@ 0x40
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f000 f831 	bl	8002ac0 <I2C_WaitOnFlagUntilTimeout>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e000      	b.n	8002a6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	80002000 	.word	0x80002000

08002a78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d103      	bne.n	8002a96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2200      	movs	r2, #0
 8002a94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d007      	beq.n	8002ab4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699a      	ldr	r2, [r3, #24]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0201 	orr.w	r2, r2, #1
 8002ab2:	619a      	str	r2, [r3, #24]
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	4613      	mov	r3, r2
 8002ace:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ad0:	e03b      	b.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	6839      	ldr	r1, [r7, #0]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 f8d6 	bl	8002c88 <I2C_IsErrorOccurred>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e041      	b.n	8002b6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aec:	d02d      	beq.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aee:	f7ff f83f 	bl	8001b70 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d302      	bcc.n	8002b04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d122      	bne.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	699a      	ldr	r2, [r3, #24]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	bf0c      	ite	eq
 8002b14:	2301      	moveq	r3, #1
 8002b16:	2300      	movne	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d113      	bne.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b26:	f043 0220 	orr.w	r2, r3, #32
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00f      	b.n	8002b6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	699a      	ldr	r2, [r3, #24]
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	4013      	ands	r3, r2
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	bf0c      	ite	eq
 8002b5a:	2301      	moveq	r3, #1
 8002b5c:	2300      	movne	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	461a      	mov	r2, r3
 8002b62:	79fb      	ldrb	r3, [r7, #7]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d0b4      	beq.n	8002ad2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b7e:	e033      	b.n	8002be8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f87f 	bl	8002c88 <I2C_IsErrorOccurred>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e031      	b.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9a:	d025      	beq.n	8002be8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b9c:	f7fe ffe8 	bl	8001b70 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d302      	bcc.n	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d11a      	bne.n	8002be8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d013      	beq.n	8002be8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc4:	f043 0220 	orr.w	r2, r3, #32
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e007      	b.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d1c4      	bne.n	8002b80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c0c:	e02f      	b.n	8002c6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	68b9      	ldr	r1, [r7, #8]
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 f838 	bl	8002c88 <I2C_IsErrorOccurred>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e02d      	b.n	8002c7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c22:	f7fe ffa5 	bl	8001b70 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	68ba      	ldr	r2, [r7, #8]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d302      	bcc.n	8002c38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d11a      	bne.n	8002c6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b20      	cmp	r3, #32
 8002c44:	d013      	beq.n	8002c6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4a:	f043 0220 	orr.w	r2, r3, #32
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e007      	b.n	8002c7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	d1c8      	bne.n	8002c0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	@ 0x28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d068      	beq.n	8002d86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2210      	movs	r2, #16
 8002cba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cbc:	e049      	b.n	8002d52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc4:	d045      	beq.n	8002d52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cc6:	f7fe ff53 	bl	8001b70 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d302      	bcc.n	8002cdc <I2C_IsErrorOccurred+0x54>
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d13a      	bne.n	8002d52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ce6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cfe:	d121      	bne.n	8002d44 <I2C_IsErrorOccurred+0xbc>
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d06:	d01d      	beq.n	8002d44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b20      	cmp	r3, #32
 8002d0c:	d01a      	beq.n	8002d44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d1e:	f7fe ff27 	bl	8001b70 <HAL_GetTick>
 8002d22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d24:	e00e      	b.n	8002d44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d26:	f7fe ff23 	bl	8001b70 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b19      	cmp	r3, #25
 8002d32:	d907      	bls.n	8002d44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	f043 0320 	orr.w	r3, r3, #32
 8002d3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d42:	e006      	b.n	8002d52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d1e9      	bne.n	8002d26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	d003      	beq.n	8002d68 <I2C_IsErrorOccurred+0xe0>
 8002d60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0aa      	beq.n	8002cbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d103      	bne.n	8002d78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2220      	movs	r2, #32
 8002d76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f043 0304 	orr.w	r3, r3, #4
 8002d7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00b      	beq.n	8002db0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002da8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00b      	beq.n	8002dd2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	f043 0308 	orr.w	r3, r3, #8
 8002dc0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00b      	beq.n	8002df4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	f043 0302 	orr.w	r3, r3, #2
 8002de2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002df4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d01c      	beq.n	8002e36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7ff fe3b 	bl	8002a78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6859      	ldr	r1, [r3, #4]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e44 <I2C_IsErrorOccurred+0x1bc>)
 8002e0e:	400b      	ands	r3, r1
 8002e10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2220      	movs	r2, #32
 8002e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3728      	adds	r7, #40	@ 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	fe00e800 	.word	0xfe00e800

08002e48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	607b      	str	r3, [r7, #4]
 8002e52:	460b      	mov	r3, r1
 8002e54:	817b      	strh	r3, [r7, #10]
 8002e56:	4613      	mov	r3, r2
 8002e58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e5a:	897b      	ldrh	r3, [r7, #10]
 8002e5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e60:	7a7b      	ldrb	r3, [r7, #9]
 8002e62:	041b      	lsls	r3, r3, #16
 8002e64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	0d5b      	lsrs	r3, r3, #21
 8002e82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e86:	4b08      	ldr	r3, [pc, #32]	@ (8002ea8 <I2C_TransferConfig+0x60>)
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	ea02 0103 	and.w	r1, r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e9a:	bf00      	nop
 8002e9c:	371c      	adds	r7, #28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	03ff63ff 	.word	0x03ff63ff

08002eac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b20      	cmp	r3, #32
 8002ec0:	d138      	bne.n	8002f34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e032      	b.n	8002f36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	@ 0x24
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002efe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6819      	ldr	r1, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b085      	sub	sp, #20
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
 8002f4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d139      	bne.n	8002fcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d101      	bne.n	8002f66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f62:	2302      	movs	r3, #2
 8002f64:	e033      	b.n	8002fce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2224      	movs	r2, #36	@ 0x24
 8002f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0201 	bic.w	r2, r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	021b      	lsls	r3, r3, #8
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	e000      	b.n	8002fce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fcc:	2302      	movs	r3, #2
  }
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3714      	adds	r7, #20
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
	...

08002fdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d141      	bne.n	800306e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fea:	4b4b      	ldr	r3, [pc, #300]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ff6:	d131      	bne.n	800305c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ff8:	4b47      	ldr	r3, [pc, #284]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ffe:	4a46      	ldr	r2, [pc, #280]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003004:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003008:	4b43      	ldr	r3, [pc, #268]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003010:	4a41      	ldr	r2, [pc, #260]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003012:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003016:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003018:	4b40      	ldr	r3, [pc, #256]	@ (800311c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2232      	movs	r2, #50	@ 0x32
 800301e:	fb02 f303 	mul.w	r3, r2, r3
 8003022:	4a3f      	ldr	r2, [pc, #252]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003024:	fba2 2303 	umull	r2, r3, r2, r3
 8003028:	0c9b      	lsrs	r3, r3, #18
 800302a:	3301      	adds	r3, #1
 800302c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800302e:	e002      	b.n	8003036 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	3b01      	subs	r3, #1
 8003034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003036:	4b38      	ldr	r3, [pc, #224]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800303e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003042:	d102      	bne.n	800304a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f2      	bne.n	8003030 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800304a:	4b33      	ldr	r3, [pc, #204]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003056:	d158      	bne.n	800310a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e057      	b.n	800310c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800305c:	4b2e      	ldr	r3, [pc, #184]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800305e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003062:	4a2d      	ldr	r2, [pc, #180]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003064:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003068:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800306c:	e04d      	b.n	800310a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003074:	d141      	bne.n	80030fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003076:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800307e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003082:	d131      	bne.n	80030e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003084:	4b24      	ldr	r3, [pc, #144]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800308a:	4a23      	ldr	r2, [pc, #140]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003090:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003094:	4b20      	ldr	r3, [pc, #128]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800309c:	4a1e      	ldr	r2, [pc, #120]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030a4:	4b1d      	ldr	r3, [pc, #116]	@ (800311c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2232      	movs	r2, #50	@ 0x32
 80030aa:	fb02 f303 	mul.w	r3, r2, r3
 80030ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003120 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030b0:	fba2 2303 	umull	r2, r3, r2, r3
 80030b4:	0c9b      	lsrs	r3, r3, #18
 80030b6:	3301      	adds	r3, #1
 80030b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030ba:	e002      	b.n	80030c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	3b01      	subs	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030c2:	4b15      	ldr	r3, [pc, #84]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ce:	d102      	bne.n	80030d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1f2      	bne.n	80030bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030d6:	4b10      	ldr	r3, [pc, #64]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e2:	d112      	bne.n	800310a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e011      	b.n	800310c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030f8:	e007      	b.n	800310a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030fa:	4b07      	ldr	r3, [pc, #28]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003102:	4a05      	ldr	r2, [pc, #20]	@ (8003118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003104:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003108:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	40007000 	.word	0x40007000
 800311c:	20000004 	.word	0x20000004
 8003120:	431bde83 	.word	0x431bde83

08003124 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003128:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	4a04      	ldr	r2, [pc, #16]	@ (8003140 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800312e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003132:	6093      	str	r3, [r2, #8]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40007000 	.word	0x40007000

08003144 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b088      	sub	sp, #32
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e2fe      	b.n	8003754 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d075      	beq.n	800324e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003162:	4b97      	ldr	r3, [pc, #604]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800316c:	4b94      	ldr	r3, [pc, #592]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b0c      	cmp	r3, #12
 800317a:	d102      	bne.n	8003182 <HAL_RCC_OscConfig+0x3e>
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	2b03      	cmp	r3, #3
 8003180:	d002      	beq.n	8003188 <HAL_RCC_OscConfig+0x44>
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b08      	cmp	r3, #8
 8003186:	d10b      	bne.n	80031a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003188:	4b8d      	ldr	r3, [pc, #564]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d05b      	beq.n	800324c <HAL_RCC_OscConfig+0x108>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d157      	bne.n	800324c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e2d9      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a8:	d106      	bne.n	80031b8 <HAL_RCC_OscConfig+0x74>
 80031aa:	4b85      	ldr	r3, [pc, #532]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a84      	ldr	r2, [pc, #528]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e01d      	b.n	80031f4 <HAL_RCC_OscConfig+0xb0>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031c0:	d10c      	bne.n	80031dc <HAL_RCC_OscConfig+0x98>
 80031c2:	4b7f      	ldr	r3, [pc, #508]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a7e      	ldr	r2, [pc, #504]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	4b7c      	ldr	r3, [pc, #496]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a7b      	ldr	r2, [pc, #492]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e00b      	b.n	80031f4 <HAL_RCC_OscConfig+0xb0>
 80031dc:	4b78      	ldr	r3, [pc, #480]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a77      	ldr	r2, [pc, #476]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b75      	ldr	r3, [pc, #468]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a74      	ldr	r2, [pc, #464]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80031ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d013      	beq.n	8003224 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7fe fcb8 	bl	8001b70 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003204:	f7fe fcb4 	bl	8001b70 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b64      	cmp	r3, #100	@ 0x64
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e29e      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003216:	4b6a      	ldr	r3, [pc, #424]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0xc0>
 8003222:	e014      	b.n	800324e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7fe fca4 	bl	8001b70 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800322c:	f7fe fca0 	bl	8001b70 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	@ 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e28a      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800323e:	4b60      	ldr	r3, [pc, #384]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0xe8>
 800324a:	e000      	b.n	800324e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d075      	beq.n	8003346 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800325a:	4b59      	ldr	r3, [pc, #356]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 030c 	and.w	r3, r3, #12
 8003262:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003264:	4b56      	ldr	r3, [pc, #344]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0303 	and.w	r3, r3, #3
 800326c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2b0c      	cmp	r3, #12
 8003272:	d102      	bne.n	800327a <HAL_RCC_OscConfig+0x136>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d002      	beq.n	8003280 <HAL_RCC_OscConfig+0x13c>
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	2b04      	cmp	r3, #4
 800327e:	d11f      	bne.n	80032c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003280:	4b4f      	ldr	r3, [pc, #316]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_OscConfig+0x154>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e25d      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003298:	4b49      	ldr	r3, [pc, #292]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	061b      	lsls	r3, r3, #24
 80032a6:	4946      	ldr	r1, [pc, #280]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032ac:	4b45      	ldr	r3, [pc, #276]	@ (80033c4 <HAL_RCC_OscConfig+0x280>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7fe fc11 	bl	8001ad8 <HAL_InitTick>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d043      	beq.n	8003344 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e249      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d023      	beq.n	8003310 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032c8:	4b3d      	ldr	r3, [pc, #244]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a3c      	ldr	r2, [pc, #240]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80032ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d4:	f7fe fc4c 	bl	8001b70 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032dc:	f7fe fc48 	bl	8001b70 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e232      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ee:	4b34      	ldr	r3, [pc, #208]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0f0      	beq.n	80032dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fa:	4b31      	ldr	r3, [pc, #196]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	061b      	lsls	r3, r3, #24
 8003308:	492d      	ldr	r1, [pc, #180]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800330a:	4313      	orrs	r3, r2
 800330c:	604b      	str	r3, [r1, #4]
 800330e:	e01a      	b.n	8003346 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003310:	4b2b      	ldr	r3, [pc, #172]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2a      	ldr	r2, [pc, #168]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003316:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800331a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331c:	f7fe fc28 	bl	8001b70 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003324:	f7fe fc24 	bl	8001b70 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e20e      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003336:	4b22      	ldr	r3, [pc, #136]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x1e0>
 8003342:	e000      	b.n	8003346 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003344:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d041      	beq.n	80033d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d01c      	beq.n	8003394 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335a:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003360:	4a17      	ldr	r2, [pc, #92]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003362:	f043 0301 	orr.w	r3, r3, #1
 8003366:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336a:	f7fe fc01 	bl	8001b70 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003370:	e008      	b.n	8003384 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003372:	f7fe fbfd 	bl	8001b70 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e1e7      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003384:	4b0e      	ldr	r3, [pc, #56]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003386:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d0ef      	beq.n	8003372 <HAL_RCC_OscConfig+0x22e>
 8003392:	e020      	b.n	80033d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003394:	4b0a      	ldr	r3, [pc, #40]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 8003396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800339a:	4a09      	ldr	r2, [pc, #36]	@ (80033c0 <HAL_RCC_OscConfig+0x27c>)
 800339c:	f023 0301 	bic.w	r3, r3, #1
 80033a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a4:	f7fe fbe4 	bl	8001b70 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033aa:	e00d      	b.n	80033c8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ac:	f7fe fbe0 	bl	8001b70 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d906      	bls.n	80033c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e1ca      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000
 80033c4:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033c8:	4b8c      	ldr	r3, [pc, #560]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80033ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ea      	bne.n	80033ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 80a6 	beq.w	8003530 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e4:	2300      	movs	r3, #0
 80033e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033e8:	4b84      	ldr	r3, [pc, #528]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_RCC_OscConfig+0x2b4>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <HAL_RCC_OscConfig+0x2b6>
 80033f8:	2300      	movs	r3, #0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00d      	beq.n	800341a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fe:	4b7f      	ldr	r3, [pc, #508]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003402:	4a7e      	ldr	r2, [pc, #504]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003408:	6593      	str	r3, [r2, #88]	@ 0x58
 800340a:	4b7c      	ldr	r3, [pc, #496]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800340c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003416:	2301      	movs	r3, #1
 8003418:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800341a:	4b79      	ldr	r3, [pc, #484]	@ (8003600 <HAL_RCC_OscConfig+0x4bc>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d118      	bne.n	8003458 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003426:	4b76      	ldr	r3, [pc, #472]	@ (8003600 <HAL_RCC_OscConfig+0x4bc>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a75      	ldr	r2, [pc, #468]	@ (8003600 <HAL_RCC_OscConfig+0x4bc>)
 800342c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003432:	f7fe fb9d 	bl	8001b70 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343a:	f7fe fb99 	bl	8001b70 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e183      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800344c:	4b6c      	ldr	r3, [pc, #432]	@ (8003600 <HAL_RCC_OscConfig+0x4bc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0f0      	beq.n	800343a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d108      	bne.n	8003472 <HAL_RCC_OscConfig+0x32e>
 8003460:	4b66      	ldr	r3, [pc, #408]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003466:	4a65      	ldr	r2, [pc, #404]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003470:	e024      	b.n	80034bc <HAL_RCC_OscConfig+0x378>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2b05      	cmp	r3, #5
 8003478:	d110      	bne.n	800349c <HAL_RCC_OscConfig+0x358>
 800347a:	4b60      	ldr	r3, [pc, #384]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800347c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003480:	4a5e      	ldr	r2, [pc, #376]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800348a:	4b5c      	ldr	r3, [pc, #368]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003490:	4a5a      	ldr	r2, [pc, #360]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800349a:	e00f      	b.n	80034bc <HAL_RCC_OscConfig+0x378>
 800349c:	4b57      	ldr	r3, [pc, #348]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a2:	4a56      	ldr	r2, [pc, #344]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80034a4:	f023 0301 	bic.w	r3, r3, #1
 80034a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ac:	4b53      	ldr	r3, [pc, #332]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b2:	4a52      	ldr	r2, [pc, #328]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80034b4:	f023 0304 	bic.w	r3, r3, #4
 80034b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d016      	beq.n	80034f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c4:	f7fe fb54 	bl	8001b70 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034cc:	f7fe fb50 	bl	8001b70 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e138      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034e2:	4b46      	ldr	r3, [pc, #280]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80034e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0ed      	beq.n	80034cc <HAL_RCC_OscConfig+0x388>
 80034f0:	e015      	b.n	800351e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f2:	f7fe fb3d 	bl	8001b70 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f8:	e00a      	b.n	8003510 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fa:	f7fe fb39 	bl	8001b70 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003508:	4293      	cmp	r3, r2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e121      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003510:	4b3a      	ldr	r3, [pc, #232]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ed      	bne.n	80034fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800351e:	7ffb      	ldrb	r3, [r7, #31]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003524:	4b35      	ldr	r3, [pc, #212]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003528:	4a34      	ldr	r2, [pc, #208]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800352a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800352e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d03c      	beq.n	80035b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01c      	beq.n	800357e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003544:	4b2d      	ldr	r3, [pc, #180]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800354a:	4a2c      	ldr	r2, [pc, #176]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003554:	f7fe fb0c 	bl	8001b70 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800355c:	f7fe fb08 	bl	8001b70 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e0f2      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800356e:	4b23      	ldr	r3, [pc, #140]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003570:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ef      	beq.n	800355c <HAL_RCC_OscConfig+0x418>
 800357c:	e01b      	b.n	80035b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800357e:	4b1f      	ldr	r3, [pc, #124]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003580:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003584:	4a1d      	ldr	r2, [pc, #116]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358e:	f7fe faef 	bl	8001b70 <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003596:	f7fe faeb 	bl	8001b70 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e0d5      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035a8:	4b14      	ldr	r3, [pc, #80]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80035aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 80c9 	beq.w	8003752 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035c0:	4b0e      	ldr	r3, [pc, #56]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 030c 	and.w	r3, r3, #12
 80035c8:	2b0c      	cmp	r3, #12
 80035ca:	f000 8083 	beq.w	80036d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69db      	ldr	r3, [r3, #28]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d15e      	bne.n	8003694 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d6:	4b09      	ldr	r3, [pc, #36]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a08      	ldr	r2, [pc, #32]	@ (80035fc <HAL_RCC_OscConfig+0x4b8>)
 80035dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e2:	f7fe fac5 	bl	8001b70 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035e8:	e00c      	b.n	8003604 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ea:	f7fe fac1 	bl	8001b70 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d905      	bls.n	8003604 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e0ab      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
 80035fc:	40021000 	.word	0x40021000
 8003600:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003604:	4b55      	ldr	r3, [pc, #340]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1ec      	bne.n	80035ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003610:	4b52      	ldr	r3, [pc, #328]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	4b52      	ldr	r3, [pc, #328]	@ (8003760 <HAL_RCC_OscConfig+0x61c>)
 8003616:	4013      	ands	r3, r2
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6a11      	ldr	r1, [r2, #32]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003620:	3a01      	subs	r2, #1
 8003622:	0112      	lsls	r2, r2, #4
 8003624:	4311      	orrs	r1, r2
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800362a:	0212      	lsls	r2, r2, #8
 800362c:	4311      	orrs	r1, r2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003632:	0852      	lsrs	r2, r2, #1
 8003634:	3a01      	subs	r2, #1
 8003636:	0552      	lsls	r2, r2, #21
 8003638:	4311      	orrs	r1, r2
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800363e:	0852      	lsrs	r2, r2, #1
 8003640:	3a01      	subs	r2, #1
 8003642:	0652      	lsls	r2, r2, #25
 8003644:	4311      	orrs	r1, r2
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800364a:	06d2      	lsls	r2, r2, #27
 800364c:	430a      	orrs	r2, r1
 800364e:	4943      	ldr	r1, [pc, #268]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003650:	4313      	orrs	r3, r2
 8003652:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003654:	4b41      	ldr	r3, [pc, #260]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a40      	ldr	r2, [pc, #256]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 800365a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800365e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003660:	4b3e      	ldr	r3, [pc, #248]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4a3d      	ldr	r2, [pc, #244]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003666:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800366a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366c:	f7fe fa80 	bl	8001b70 <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003674:	f7fe fa7c 	bl	8001b70 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e066      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003686:	4b35      	ldr	r3, [pc, #212]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0x530>
 8003692:	e05e      	b.n	8003752 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003694:	4b31      	ldr	r3, [pc, #196]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a30      	ldr	r2, [pc, #192]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 800369a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800369e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a0:	f7fe fa66 	bl	8001b70 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fe fa62 	bl	8001b70 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e04c      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ba:	4b28      	ldr	r3, [pc, #160]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80036c6:	4b25      	ldr	r3, [pc, #148]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	4924      	ldr	r1, [pc, #144]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 80036cc:	4b25      	ldr	r3, [pc, #148]	@ (8003764 <HAL_RCC_OscConfig+0x620>)
 80036ce:	4013      	ands	r3, r2
 80036d0:	60cb      	str	r3, [r1, #12]
 80036d2:	e03e      	b.n	8003752 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d101      	bne.n	80036e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e039      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80036e0:	4b1e      	ldr	r3, [pc, #120]	@ (800375c <HAL_RCC_OscConfig+0x618>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f003 0203 	and.w	r2, r3, #3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d12c      	bne.n	800374e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fe:	3b01      	subs	r3, #1
 8003700:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d123      	bne.n	800374e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003710:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003712:	429a      	cmp	r2, r3
 8003714:	d11b      	bne.n	800374e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003722:	429a      	cmp	r2, r3
 8003724:	d113      	bne.n	800374e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003730:	085b      	lsrs	r3, r3, #1
 8003732:	3b01      	subs	r3, #1
 8003734:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003736:	429a      	cmp	r2, r3
 8003738:	d109      	bne.n	800374e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003744:	085b      	lsrs	r3, r3, #1
 8003746:	3b01      	subs	r3, #1
 8003748:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3720      	adds	r7, #32
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	019f800c 	.word	0x019f800c
 8003764:	feeefffc 	.word	0xfeeefffc

08003768 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e11e      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003780:	4b91      	ldr	r3, [pc, #580]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d910      	bls.n	80037b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378e:	4b8e      	ldr	r3, [pc, #568]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f023 020f 	bic.w	r2, r3, #15
 8003796:	498c      	ldr	r1, [pc, #560]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	4313      	orrs	r3, r2
 800379c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379e:	4b8a      	ldr	r3, [pc, #552]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 030f 	and.w	r3, r3, #15
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d001      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e106      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d073      	beq.n	80038a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b03      	cmp	r3, #3
 80037c2:	d129      	bne.n	8003818 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037c4:	4b81      	ldr	r3, [pc, #516]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d101      	bne.n	80037d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0f4      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80037d4:	f000 f99e 	bl	8003b14 <RCC_GetSysClockFreqFromPLLSource>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	4a7c      	ldr	r2, [pc, #496]	@ (80039d0 <HAL_RCC_ClockConfig+0x268>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d93f      	bls.n	8003862 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80037e2:	4b7a      	ldr	r3, [pc, #488]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d009      	beq.n	8003802 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d033      	beq.n	8003862 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d12f      	bne.n	8003862 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003802:	4b72      	ldr	r3, [pc, #456]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800380a:	4a70      	ldr	r2, [pc, #448]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 800380c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003810:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003812:	2380      	movs	r3, #128	@ 0x80
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	e024      	b.n	8003862 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d107      	bne.n	8003830 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003820:	4b6a      	ldr	r3, [pc, #424]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d109      	bne.n	8003840 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e0c6      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003830:	4b66      	ldr	r3, [pc, #408]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e0be      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003840:	f000 f8ce 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8003844:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	4a61      	ldr	r2, [pc, #388]	@ (80039d0 <HAL_RCC_ClockConfig+0x268>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d909      	bls.n	8003862 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800384e:	4b5f      	ldr	r3, [pc, #380]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003856:	4a5d      	ldr	r2, [pc, #372]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800385c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800385e:	2380      	movs	r3, #128	@ 0x80
 8003860:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003862:	4b5a      	ldr	r3, [pc, #360]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f023 0203 	bic.w	r2, r3, #3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4957      	ldr	r1, [pc, #348]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003870:	4313      	orrs	r3, r2
 8003872:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003874:	f7fe f97c 	bl	8001b70 <HAL_GetTick>
 8003878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387a:	e00a      	b.n	8003892 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800387c:	f7fe f978 	bl	8001b70 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800388a:	4293      	cmp	r3, r2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e095      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003892:	4b4e      	ldr	r3, [pc, #312]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 020c 	and.w	r2, r3, #12
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d1eb      	bne.n	800387c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d023      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d005      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038bc:	4b43      	ldr	r3, [pc, #268]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	4a42      	ldr	r2, [pc, #264]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80038c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80038d4:	4b3d      	ldr	r3, [pc, #244]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80038dc:	4a3b      	ldr	r2, [pc, #236]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80038e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e4:	4b39      	ldr	r3, [pc, #228]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	4936      	ldr	r1, [pc, #216]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	608b      	str	r3, [r1, #8]
 80038f6:	e008      	b.n	800390a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b80      	cmp	r3, #128	@ 0x80
 80038fc:	d105      	bne.n	800390a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80038fe:	4b33      	ldr	r3, [pc, #204]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	4a32      	ldr	r2, [pc, #200]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003904:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003908:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800390a:	4b2f      	ldr	r3, [pc, #188]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	429a      	cmp	r2, r3
 8003916:	d21d      	bcs.n	8003954 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003918:	4b2b      	ldr	r3, [pc, #172]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f023 020f 	bic.w	r2, r3, #15
 8003920:	4929      	ldr	r1, [pc, #164]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	4313      	orrs	r3, r2
 8003926:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003928:	f7fe f922 	bl	8001b70 <HAL_GetTick>
 800392c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800392e:	e00a      	b.n	8003946 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003930:	f7fe f91e 	bl	8001b70 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800393e:	4293      	cmp	r3, r2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e03b      	b.n	80039be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003946:	4b20      	ldr	r3, [pc, #128]	@ (80039c8 <HAL_RCC_ClockConfig+0x260>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	429a      	cmp	r2, r3
 8003952:	d1ed      	bne.n	8003930 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003960:	4b1a      	ldr	r3, [pc, #104]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	4917      	ldr	r1, [pc, #92]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 800396e:	4313      	orrs	r3, r2
 8003970:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d009      	beq.n	8003992 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800397e:	4b13      	ldr	r3, [pc, #76]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	490f      	ldr	r1, [pc, #60]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 800398e:	4313      	orrs	r3, r2
 8003990:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003992:	f000 f825 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8003996:	4602      	mov	r2, r0
 8003998:	4b0c      	ldr	r3, [pc, #48]	@ (80039cc <HAL_RCC_ClockConfig+0x264>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	091b      	lsrs	r3, r3, #4
 800399e:	f003 030f 	and.w	r3, r3, #15
 80039a2:	490c      	ldr	r1, [pc, #48]	@ (80039d4 <HAL_RCC_ClockConfig+0x26c>)
 80039a4:	5ccb      	ldrb	r3, [r1, r3]
 80039a6:	f003 031f 	and.w	r3, r3, #31
 80039aa:	fa22 f303 	lsr.w	r3, r2, r3
 80039ae:	4a0a      	ldr	r2, [pc, #40]	@ (80039d8 <HAL_RCC_ClockConfig+0x270>)
 80039b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80039b2:	4b0a      	ldr	r3, [pc, #40]	@ (80039dc <HAL_RCC_ClockConfig+0x274>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7fe f88e 	bl	8001ad8 <HAL_InitTick>
 80039bc:	4603      	mov	r3, r0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40022000 	.word	0x40022000
 80039cc:	40021000 	.word	0x40021000
 80039d0:	04c4b400 	.word	0x04c4b400
 80039d4:	080085fc 	.word	0x080085fc
 80039d8:	20000004 	.word	0x20000004
 80039dc:	2000001c 	.word	0x2000001c

080039e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80039e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 030c 	and.w	r3, r3, #12
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d102      	bne.n	80039f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039f2:	4b2a      	ldr	r3, [pc, #168]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0xbc>)
 80039f4:	613b      	str	r3, [r7, #16]
 80039f6:	e047      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80039f8:	4b27      	ldr	r3, [pc, #156]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 030c 	and.w	r3, r3, #12
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d102      	bne.n	8003a0a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a04:	4b26      	ldr	r3, [pc, #152]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a06:	613b      	str	r3, [r7, #16]
 8003a08:	e03e      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a0a:	4b23      	ldr	r3, [pc, #140]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
 8003a12:	2b0c      	cmp	r3, #12
 8003a14:	d136      	bne.n	8003a84 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a16:	4b20      	ldr	r3, [pc, #128]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f003 0303 	and.w	r3, r3, #3
 8003a1e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a20:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d10c      	bne.n	8003a4e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a34:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3c:	4a16      	ldr	r2, [pc, #88]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a3e:	68d2      	ldr	r2, [r2, #12]
 8003a40:	0a12      	lsrs	r2, r2, #8
 8003a42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a46:	fb02 f303 	mul.w	r3, r2, r3
 8003a4a:	617b      	str	r3, [r7, #20]
      break;
 8003a4c:	e00c      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a4e:	4a13      	ldr	r2, [pc, #76]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a56:	4a10      	ldr	r2, [pc, #64]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a58:	68d2      	ldr	r2, [r2, #12]
 8003a5a:	0a12      	lsrs	r2, r2, #8
 8003a5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a60:	fb02 f303 	mul.w	r3, r2, r3
 8003a64:	617b      	str	r3, [r7, #20]
      break;
 8003a66:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	0e5b      	lsrs	r3, r3, #25
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	3301      	adds	r3, #1
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a80:	613b      	str	r3, [r7, #16]
 8003a82:	e001      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a88:	693b      	ldr	r3, [r7, #16]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	371c      	adds	r7, #28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	00f42400 	.word	0x00f42400
 8003aa0:	016e3600 	.word	0x016e3600

08003aa4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003aa8:	4b03      	ldr	r3, [pc, #12]	@ (8003ab8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	20000004 	.word	0x20000004

08003abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ac0:	f7ff fff0 	bl	8003aa4 <HAL_RCC_GetHCLKFreq>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	4b06      	ldr	r3, [pc, #24]	@ (8003ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	0a1b      	lsrs	r3, r3, #8
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	4904      	ldr	r1, [pc, #16]	@ (8003ae4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ad2:	5ccb      	ldrb	r3, [r1, r3]
 8003ad4:	f003 031f 	and.w	r3, r3, #31
 8003ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	0800860c 	.word	0x0800860c

08003ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003aec:	f7ff ffda 	bl	8003aa4 <HAL_RCC_GetHCLKFreq>
 8003af0:	4602      	mov	r2, r0
 8003af2:	4b06      	ldr	r3, [pc, #24]	@ (8003b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	0adb      	lsrs	r3, r3, #11
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	4904      	ldr	r1, [pc, #16]	@ (8003b10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003afe:	5ccb      	ldrb	r3, [r1, r3]
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	0800860c 	.word	0x0800860c

08003b14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b24:	4b1b      	ldr	r3, [pc, #108]	@ (8003b94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	091b      	lsrs	r3, r3, #4
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	3301      	adds	r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d10c      	bne.n	8003b52 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b38:	4a17      	ldr	r2, [pc, #92]	@ (8003b98 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b40:	4a14      	ldr	r2, [pc, #80]	@ (8003b94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b42:	68d2      	ldr	r2, [r2, #12]
 8003b44:	0a12      	lsrs	r2, r2, #8
 8003b46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	617b      	str	r3, [r7, #20]
    break;
 8003b50:	e00c      	b.n	8003b6c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b52:	4a12      	ldr	r2, [pc, #72]	@ (8003b9c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b5c:	68d2      	ldr	r2, [r2, #12]
 8003b5e:	0a12      	lsrs	r2, r2, #8
 8003b60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b64:	fb02 f303 	mul.w	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]
    break;
 8003b6a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b6c:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	0e5b      	lsrs	r3, r3, #25
 8003b72:	f003 0303 	and.w	r3, r3, #3
 8003b76:	3301      	adds	r3, #1
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b84:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b86:	687b      	ldr	r3, [r7, #4]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	371c      	adds	r7, #28
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	40021000 	.word	0x40021000
 8003b98:	016e3600 	.word	0x016e3600
 8003b9c:	00f42400 	.word	0x00f42400

08003ba0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ba8:	2300      	movs	r3, #0
 8003baa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bac:	2300      	movs	r3, #0
 8003bae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 8098 	beq.w	8003cee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc2:	4b43      	ldr	r3, [pc, #268]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10d      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bce:	4b40      	ldr	r3, [pc, #256]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bda:	4b3d      	ldr	r3, [pc, #244]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be2:	60bb      	str	r3, [r7, #8]
 8003be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003be6:	2301      	movs	r3, #1
 8003be8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bea:	4b3a      	ldr	r3, [pc, #232]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a39      	ldr	r2, [pc, #228]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bf6:	f7fd ffbb 	bl	8001b70 <HAL_GetTick>
 8003bfa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bfc:	e009      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bfe:	f7fd ffb7 	bl	8001b70 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d902      	bls.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	74fb      	strb	r3, [r7, #19]
        break;
 8003c10:	e005      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c12:	4b30      	ldr	r3, [pc, #192]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0ef      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d159      	bne.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c24:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c2e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01e      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d019      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c40:	4b23      	ldr	r3, [pc, #140]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c4c:	4b20      	ldr	r3, [pc, #128]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c52:	4a1f      	ldr	r2, [pc, #124]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c62:	4a1b      	ldr	r2, [pc, #108]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c6c:	4a18      	ldr	r2, [pc, #96]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d016      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7e:	f7fd ff77 	bl	8001b70 <HAL_GetTick>
 8003c82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c84:	e00b      	b.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c86:	f7fd ff73 	bl	8001b70 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d902      	bls.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	74fb      	strb	r3, [r7, #19]
            break;
 8003c9c:	e006      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0ec      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003cac:	7cfb      	ldrb	r3, [r7, #19]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cb2:	4b07      	ldr	r3, [pc, #28]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	4903      	ldr	r1, [pc, #12]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003cc8:	e008      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cca:	7cfb      	ldrb	r3, [r7, #19]
 8003ccc:	74bb      	strb	r3, [r7, #18]
 8003cce:	e005      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd8:	7cfb      	ldrb	r3, [r7, #19]
 8003cda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cdc:	7c7b      	ldrb	r3, [r7, #17]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d105      	bne.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce2:	4ba6      	ldr	r3, [pc, #664]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce6:	4aa5      	ldr	r2, [pc, #660]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cfa:	4ba0      	ldr	r3, [pc, #640]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d00:	f023 0203 	bic.w	r2, r3, #3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	499c      	ldr	r1, [pc, #624]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d1c:	4b97      	ldr	r3, [pc, #604]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d22:	f023 020c 	bic.w	r2, r3, #12
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	4994      	ldr	r1, [pc, #592]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0304 	and.w	r3, r3, #4
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d3e:	4b8f      	ldr	r3, [pc, #572]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	498b      	ldr	r1, [pc, #556]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0308 	and.w	r3, r3, #8
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d60:	4b86      	ldr	r3, [pc, #536]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	4983      	ldr	r1, [pc, #524]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d82:	4b7e      	ldr	r3, [pc, #504]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d88:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	497a      	ldr	r1, [pc, #488]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003da4:	4b75      	ldr	r3, [pc, #468]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	4972      	ldr	r1, [pc, #456]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dc6:	4b6d      	ldr	r3, [pc, #436]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dcc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	4969      	ldr	r1, [pc, #420]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003de8:	4b64      	ldr	r3, [pc, #400]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4961      	ldr	r1, [pc, #388]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e0a:	4b5c      	ldr	r3, [pc, #368]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	4958      	ldr	r1, [pc, #352]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d015      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3a:	4950      	ldr	r1, [pc, #320]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e4a:	d105      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4a4a      	ldr	r2, [pc, #296]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e56:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d015      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e64:	4b45      	ldr	r3, [pc, #276]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e72:	4942      	ldr	r1, [pc, #264]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e82:	d105      	bne.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e84:	4b3d      	ldr	r3, [pc, #244]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	4a3c      	ldr	r2, [pc, #240]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e8e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d015      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e9c:	4b37      	ldr	r3, [pc, #220]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	4934      	ldr	r1, [pc, #208]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eba:	d105      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ec6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d015      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ed4:	4b29      	ldr	r3, [pc, #164]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee2:	4926      	ldr	r1, [pc, #152]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ef2:	d105      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ef4:	4b21      	ldr	r3, [pc, #132]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	4a20      	ldr	r2, [pc, #128]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003efe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d015      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1a:	4918      	ldr	r1, [pc, #96]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f2a:	d105      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f2c:	4b13      	ldr	r3, [pc, #76]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a12      	ldr	r2, [pc, #72]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f36:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d015      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f44:	4b0d      	ldr	r3, [pc, #52]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f52:	490a      	ldr	r1, [pc, #40]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f62:	d105      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f64:	4b05      	ldr	r3, [pc, #20]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	4a04      	ldr	r2, [pc, #16]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f70:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000

08003f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e049      	b.n	8004026 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fd fa2a 	bl	8001400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3304      	adds	r3, #4
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	4610      	mov	r0, r2
 8003fc0:	f000 fba4 	bl	800470c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e049      	b.n	80040d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d106      	bne.n	800405a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f841 	bl	80040dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2202      	movs	r2, #2
 800405e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	3304      	adds	r3, #4
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f000 fb4d 	bl	800470c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d109      	bne.n	8004114 <HAL_TIM_PWM_Start+0x24>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	bf14      	ite	ne
 800410c:	2301      	movne	r3, #1
 800410e:	2300      	moveq	r3, #0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	e03c      	b.n	800418e <HAL_TIM_PWM_Start+0x9e>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	2b04      	cmp	r3, #4
 8004118:	d109      	bne.n	800412e <HAL_TIM_PWM_Start+0x3e>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b01      	cmp	r3, #1
 8004124:	bf14      	ite	ne
 8004126:	2301      	movne	r3, #1
 8004128:	2300      	moveq	r3, #0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	e02f      	b.n	800418e <HAL_TIM_PWM_Start+0x9e>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b08      	cmp	r3, #8
 8004132:	d109      	bne.n	8004148 <HAL_TIM_PWM_Start+0x58>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b01      	cmp	r3, #1
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e022      	b.n	800418e <HAL_TIM_PWM_Start+0x9e>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2b0c      	cmp	r3, #12
 800414c:	d109      	bne.n	8004162 <HAL_TIM_PWM_Start+0x72>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b01      	cmp	r3, #1
 8004158:	bf14      	ite	ne
 800415a:	2301      	movne	r3, #1
 800415c:	2300      	moveq	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	e015      	b.n	800418e <HAL_TIM_PWM_Start+0x9e>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b10      	cmp	r3, #16
 8004166:	d109      	bne.n	800417c <HAL_TIM_PWM_Start+0x8c>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b01      	cmp	r3, #1
 8004172:	bf14      	ite	ne
 8004174:	2301      	movne	r3, #1
 8004176:	2300      	moveq	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	e008      	b.n	800418e <HAL_TIM_PWM_Start+0x9e>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b01      	cmp	r3, #1
 8004186:	bf14      	ite	ne
 8004188:	2301      	movne	r3, #1
 800418a:	2300      	moveq	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e097      	b.n	80042c6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_PWM_Start+0xb6>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041a4:	e023      	b.n	80041ee <HAL_TIM_PWM_Start+0xfe>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_PWM_Start+0xc6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041b4:	e01b      	b.n	80041ee <HAL_TIM_PWM_Start+0xfe>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Start+0xd6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c4:	e013      	b.n	80041ee <HAL_TIM_PWM_Start+0xfe>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b0c      	cmp	r3, #12
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_PWM_Start+0xe6>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041d4:	e00b      	b.n	80041ee <HAL_TIM_PWM_Start+0xfe>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d104      	bne.n	80041e6 <HAL_TIM_PWM_Start+0xf6>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041e4:	e003      	b.n	80041ee <HAL_TIM_PWM_Start+0xfe>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2202      	movs	r2, #2
 80041ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2201      	movs	r2, #1
 80041f4:	6839      	ldr	r1, [r7, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 feb6 	bl	8004f68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a33      	ldr	r2, [pc, #204]	@ (80042d0 <HAL_TIM_PWM_Start+0x1e0>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d013      	beq.n	800422e <HAL_TIM_PWM_Start+0x13e>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a32      	ldr	r2, [pc, #200]	@ (80042d4 <HAL_TIM_PWM_Start+0x1e4>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00e      	beq.n	800422e <HAL_TIM_PWM_Start+0x13e>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a30      	ldr	r2, [pc, #192]	@ (80042d8 <HAL_TIM_PWM_Start+0x1e8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d009      	beq.n	800422e <HAL_TIM_PWM_Start+0x13e>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a2f      	ldr	r2, [pc, #188]	@ (80042dc <HAL_TIM_PWM_Start+0x1ec>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d004      	beq.n	800422e <HAL_TIM_PWM_Start+0x13e>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a2d      	ldr	r2, [pc, #180]	@ (80042e0 <HAL_TIM_PWM_Start+0x1f0>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d101      	bne.n	8004232 <HAL_TIM_PWM_Start+0x142>
 800422e:	2301      	movs	r3, #1
 8004230:	e000      	b.n	8004234 <HAL_TIM_PWM_Start+0x144>
 8004232:	2300      	movs	r3, #0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d007      	beq.n	8004248 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004246:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a20      	ldr	r2, [pc, #128]	@ (80042d0 <HAL_TIM_PWM_Start+0x1e0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d018      	beq.n	8004284 <HAL_TIM_PWM_Start+0x194>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800425a:	d013      	beq.n	8004284 <HAL_TIM_PWM_Start+0x194>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a20      	ldr	r2, [pc, #128]	@ (80042e4 <HAL_TIM_PWM_Start+0x1f4>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d00e      	beq.n	8004284 <HAL_TIM_PWM_Start+0x194>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a1f      	ldr	r2, [pc, #124]	@ (80042e8 <HAL_TIM_PWM_Start+0x1f8>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d009      	beq.n	8004284 <HAL_TIM_PWM_Start+0x194>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a17      	ldr	r2, [pc, #92]	@ (80042d4 <HAL_TIM_PWM_Start+0x1e4>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d004      	beq.n	8004284 <HAL_TIM_PWM_Start+0x194>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a16      	ldr	r2, [pc, #88]	@ (80042d8 <HAL_TIM_PWM_Start+0x1e8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d115      	bne.n	80042b0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	4b18      	ldr	r3, [pc, #96]	@ (80042ec <HAL_TIM_PWM_Start+0x1fc>)
 800428c:	4013      	ands	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2b06      	cmp	r3, #6
 8004294:	d015      	beq.n	80042c2 <HAL_TIM_PWM_Start+0x1d2>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800429c:	d011      	beq.n	80042c2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0201 	orr.w	r2, r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ae:	e008      	b.n	80042c2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0201 	orr.w	r2, r2, #1
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	e000      	b.n	80042c4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	40013400 	.word	0x40013400
 80042d8:	40014000 	.word	0x40014000
 80042dc:	40014400 	.word	0x40014400
 80042e0:	40014800 	.word	0x40014800
 80042e4:	40000400 	.word	0x40000400
 80042e8:	40000800 	.word	0x40000800
 80042ec:	00010007 	.word	0x00010007

080042f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800430a:	2302      	movs	r3, #2
 800430c:	e0ff      	b.n	800450e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b14      	cmp	r3, #20
 800431a:	f200 80f0 	bhi.w	80044fe <HAL_TIM_PWM_ConfigChannel+0x20e>
 800431e:	a201      	add	r2, pc, #4	@ (adr r2, 8004324 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004324:	08004379 	.word	0x08004379
 8004328:	080044ff 	.word	0x080044ff
 800432c:	080044ff 	.word	0x080044ff
 8004330:	080044ff 	.word	0x080044ff
 8004334:	080043b9 	.word	0x080043b9
 8004338:	080044ff 	.word	0x080044ff
 800433c:	080044ff 	.word	0x080044ff
 8004340:	080044ff 	.word	0x080044ff
 8004344:	080043fb 	.word	0x080043fb
 8004348:	080044ff 	.word	0x080044ff
 800434c:	080044ff 	.word	0x080044ff
 8004350:	080044ff 	.word	0x080044ff
 8004354:	0800443b 	.word	0x0800443b
 8004358:	080044ff 	.word	0x080044ff
 800435c:	080044ff 	.word	0x080044ff
 8004360:	080044ff 	.word	0x080044ff
 8004364:	0800447d 	.word	0x0800447d
 8004368:	080044ff 	.word	0x080044ff
 800436c:	080044ff 	.word	0x080044ff
 8004370:	080044ff 	.word	0x080044ff
 8004374:	080044bd 	.word	0x080044bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	4618      	mov	r0, r3
 8004380:	f000 fa60 	bl	8004844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699a      	ldr	r2, [r3, #24]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0208 	orr.w	r2, r2, #8
 8004392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0204 	bic.w	r2, r2, #4
 80043a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6999      	ldr	r1, [r3, #24]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	619a      	str	r2, [r3, #24]
      break;
 80043b6:	e0a5      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68b9      	ldr	r1, [r7, #8]
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fad0 	bl	8004964 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6999      	ldr	r1, [r3, #24]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	021a      	lsls	r2, r3, #8
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	619a      	str	r2, [r3, #24]
      break;
 80043f8:	e084      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fb39 	bl	8004a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 0208 	orr.w	r2, r2, #8
 8004414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69da      	ldr	r2, [r3, #28]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0204 	bic.w	r2, r2, #4
 8004424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69d9      	ldr	r1, [r3, #28]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	691a      	ldr	r2, [r3, #16]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	61da      	str	r2, [r3, #28]
      break;
 8004438:	e064      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68b9      	ldr	r1, [r7, #8]
 8004440:	4618      	mov	r0, r3
 8004442:	f000 fba1 	bl	8004b88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	69da      	ldr	r2, [r3, #28]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	69da      	ldr	r2, [r3, #28]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	69d9      	ldr	r1, [r3, #28]
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	021a      	lsls	r2, r3, #8
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	61da      	str	r2, [r3, #28]
      break;
 800447a:	e043      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	4618      	mov	r0, r3
 8004484:	f000 fc0a 	bl	8004c9c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0208 	orr.w	r2, r2, #8
 8004496:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0204 	bic.w	r2, r2, #4
 80044a6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	691a      	ldr	r2, [r3, #16]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80044ba:	e023      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68b9      	ldr	r1, [r7, #8]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fc4e 	bl	8004d64 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	021a      	lsls	r2, r3, #8
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80044fc:	e002      	b.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	75fb      	strb	r3, [r7, #23]
      break;
 8004502:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800450c:	7dfb      	ldrb	r3, [r7, #23]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3718      	adds	r7, #24
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop

08004518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_TIM_ConfigClockSource+0x1c>
 8004530:	2302      	movs	r3, #2
 8004532:	e0de      	b.n	80046f2 <HAL_TIM_ConfigClockSource+0x1da>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004552:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800455e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a63      	ldr	r2, [pc, #396]	@ (80046fc <HAL_TIM_ConfigClockSource+0x1e4>)
 800456e:	4293      	cmp	r3, r2
 8004570:	f000 80a9 	beq.w	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004574:	4a61      	ldr	r2, [pc, #388]	@ (80046fc <HAL_TIM_ConfigClockSource+0x1e4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	f200 80ae 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 800457c:	4a60      	ldr	r2, [pc, #384]	@ (8004700 <HAL_TIM_ConfigClockSource+0x1e8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	f000 80a1 	beq.w	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004584:	4a5e      	ldr	r2, [pc, #376]	@ (8004700 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004586:	4293      	cmp	r3, r2
 8004588:	f200 80a6 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 800458c:	4a5d      	ldr	r2, [pc, #372]	@ (8004704 <HAL_TIM_ConfigClockSource+0x1ec>)
 800458e:	4293      	cmp	r3, r2
 8004590:	f000 8099 	beq.w	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004594:	4a5b      	ldr	r2, [pc, #364]	@ (8004704 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004596:	4293      	cmp	r3, r2
 8004598:	f200 809e 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 800459c:	4a5a      	ldr	r2, [pc, #360]	@ (8004708 <HAL_TIM_ConfigClockSource+0x1f0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	f000 8091 	beq.w	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 80045a4:	4a58      	ldr	r2, [pc, #352]	@ (8004708 <HAL_TIM_ConfigClockSource+0x1f0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	f200 8096 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80045b0:	f000 8089 	beq.w	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 80045b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80045b8:	f200 808e 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045c0:	d03e      	beq.n	8004640 <HAL_TIM_ConfigClockSource+0x128>
 80045c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045c6:	f200 8087 	bhi.w	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ce:	f000 8086 	beq.w	80046de <HAL_TIM_ConfigClockSource+0x1c6>
 80045d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d6:	d87f      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045d8:	2b70      	cmp	r3, #112	@ 0x70
 80045da:	d01a      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0xfa>
 80045dc:	2b70      	cmp	r3, #112	@ 0x70
 80045de:	d87b      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045e0:	2b60      	cmp	r3, #96	@ 0x60
 80045e2:	d050      	beq.n	8004686 <HAL_TIM_ConfigClockSource+0x16e>
 80045e4:	2b60      	cmp	r3, #96	@ 0x60
 80045e6:	d877      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045e8:	2b50      	cmp	r3, #80	@ 0x50
 80045ea:	d03c      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x14e>
 80045ec:	2b50      	cmp	r3, #80	@ 0x50
 80045ee:	d873      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045f0:	2b40      	cmp	r3, #64	@ 0x40
 80045f2:	d058      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x18e>
 80045f4:	2b40      	cmp	r3, #64	@ 0x40
 80045f6:	d86f      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 80045f8:	2b30      	cmp	r3, #48	@ 0x30
 80045fa:	d064      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 80045fc:	2b30      	cmp	r3, #48	@ 0x30
 80045fe:	d86b      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004600:	2b20      	cmp	r3, #32
 8004602:	d060      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004604:	2b20      	cmp	r3, #32
 8004606:	d867      	bhi.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004608:	2b00      	cmp	r3, #0
 800460a:	d05c      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 800460c:	2b10      	cmp	r3, #16
 800460e:	d05a      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004610:	e062      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004622:	f000 fc81 	bl	8004f28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004634:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	609a      	str	r2, [r3, #8]
      break;
 800463e:	e04f      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004650:	f000 fc6a 	bl	8004f28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004662:	609a      	str	r2, [r3, #8]
      break;
 8004664:	e03c      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004672:	461a      	mov	r2, r3
 8004674:	f000 fbdc 	bl	8004e30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2150      	movs	r1, #80	@ 0x50
 800467e:	4618      	mov	r0, r3
 8004680:	f000 fc35 	bl	8004eee <TIM_ITRx_SetConfig>
      break;
 8004684:	e02c      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004692:	461a      	mov	r2, r3
 8004694:	f000 fbfb 	bl	8004e8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2160      	movs	r1, #96	@ 0x60
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 fc25 	bl	8004eee <TIM_ITRx_SetConfig>
      break;
 80046a4:	e01c      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 fbbc 	bl	8004e30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2140      	movs	r1, #64	@ 0x40
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fc15 	bl	8004eee <TIM_ITRx_SetConfig>
      break;
 80046c4:	e00c      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4619      	mov	r1, r3
 80046d0:	4610      	mov	r0, r2
 80046d2:	f000 fc0c 	bl	8004eee <TIM_ITRx_SetConfig>
      break;
 80046d6:	e003      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	73fb      	strb	r3, [r7, #15]
      break;
 80046dc:	e000      	b.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80046de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	00100070 	.word	0x00100070
 8004700:	00100040 	.word	0x00100040
 8004704:	00100030 	.word	0x00100030
 8004708:	00100020 	.word	0x00100020

0800470c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a42      	ldr	r2, [pc, #264]	@ (8004828 <TIM_Base_SetConfig+0x11c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00f      	beq.n	8004744 <TIM_Base_SetConfig+0x38>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472a:	d00b      	beq.n	8004744 <TIM_Base_SetConfig+0x38>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a3f      	ldr	r2, [pc, #252]	@ (800482c <TIM_Base_SetConfig+0x120>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d007      	beq.n	8004744 <TIM_Base_SetConfig+0x38>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a3e      	ldr	r2, [pc, #248]	@ (8004830 <TIM_Base_SetConfig+0x124>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d003      	beq.n	8004744 <TIM_Base_SetConfig+0x38>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a3d      	ldr	r2, [pc, #244]	@ (8004834 <TIM_Base_SetConfig+0x128>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d108      	bne.n	8004756 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a33      	ldr	r2, [pc, #204]	@ (8004828 <TIM_Base_SetConfig+0x11c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d01b      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004764:	d017      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a30      	ldr	r2, [pc, #192]	@ (800482c <TIM_Base_SetConfig+0x120>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d013      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2f      	ldr	r2, [pc, #188]	@ (8004830 <TIM_Base_SetConfig+0x124>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d00f      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2e      	ldr	r2, [pc, #184]	@ (8004834 <TIM_Base_SetConfig+0x128>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d00b      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a2d      	ldr	r2, [pc, #180]	@ (8004838 <TIM_Base_SetConfig+0x12c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d007      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a2c      	ldr	r2, [pc, #176]	@ (800483c <TIM_Base_SetConfig+0x130>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d003      	beq.n	8004796 <TIM_Base_SetConfig+0x8a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a2b      	ldr	r2, [pc, #172]	@ (8004840 <TIM_Base_SetConfig+0x134>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d108      	bne.n	80047a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800479c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a16      	ldr	r2, [pc, #88]	@ (8004828 <TIM_Base_SetConfig+0x11c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d00f      	beq.n	80047f4 <TIM_Base_SetConfig+0xe8>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a17      	ldr	r2, [pc, #92]	@ (8004834 <TIM_Base_SetConfig+0x128>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d00b      	beq.n	80047f4 <TIM_Base_SetConfig+0xe8>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a16      	ldr	r2, [pc, #88]	@ (8004838 <TIM_Base_SetConfig+0x12c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d007      	beq.n	80047f4 <TIM_Base_SetConfig+0xe8>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a15      	ldr	r2, [pc, #84]	@ (800483c <TIM_Base_SetConfig+0x130>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d003      	beq.n	80047f4 <TIM_Base_SetConfig+0xe8>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a14      	ldr	r2, [pc, #80]	@ (8004840 <TIM_Base_SetConfig+0x134>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d103      	bne.n	80047fc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b01      	cmp	r3, #1
 800480c:	d105      	bne.n	800481a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f023 0201 	bic.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	611a      	str	r2, [r3, #16]
  }
}
 800481a:	bf00      	nop
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40012c00 	.word	0x40012c00
 800482c:	40000400 	.word	0x40000400
 8004830:	40000800 	.word	0x40000800
 8004834:	40013400 	.word	0x40013400
 8004838:	40014000 	.word	0x40014000
 800483c:	40014400 	.word	0x40014400
 8004840:	40014800 	.word	0x40014800

08004844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f023 0201 	bic.w	r2, r3, #1
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 0303 	bic.w	r3, r3, #3
 800487e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 0302 	bic.w	r3, r3, #2
 8004890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a2c      	ldr	r2, [pc, #176]	@ (8004950 <TIM_OC1_SetConfig+0x10c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00f      	beq.n	80048c4 <TIM_OC1_SetConfig+0x80>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004954 <TIM_OC1_SetConfig+0x110>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00b      	beq.n	80048c4 <TIM_OC1_SetConfig+0x80>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004958 <TIM_OC1_SetConfig+0x114>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d007      	beq.n	80048c4 <TIM_OC1_SetConfig+0x80>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a29      	ldr	r2, [pc, #164]	@ (800495c <TIM_OC1_SetConfig+0x118>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <TIM_OC1_SetConfig+0x80>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a28      	ldr	r2, [pc, #160]	@ (8004960 <TIM_OC1_SetConfig+0x11c>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10c      	bne.n	80048de <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0308 	bic.w	r3, r3, #8
 80048ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f023 0304 	bic.w	r3, r3, #4
 80048dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004950 <TIM_OC1_SetConfig+0x10c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00f      	beq.n	8004906 <TIM_OC1_SetConfig+0xc2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004954 <TIM_OC1_SetConfig+0x110>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00b      	beq.n	8004906 <TIM_OC1_SetConfig+0xc2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a19      	ldr	r2, [pc, #100]	@ (8004958 <TIM_OC1_SetConfig+0x114>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d007      	beq.n	8004906 <TIM_OC1_SetConfig+0xc2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a18      	ldr	r2, [pc, #96]	@ (800495c <TIM_OC1_SetConfig+0x118>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d003      	beq.n	8004906 <TIM_OC1_SetConfig+0xc2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a17      	ldr	r2, [pc, #92]	@ (8004960 <TIM_OC1_SetConfig+0x11c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d111      	bne.n	800492a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800490c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004914:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4313      	orrs	r3, r2
 8004928:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	621a      	str	r2, [r3, #32]
}
 8004944:	bf00      	nop
 8004946:	371c      	adds	r7, #28
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr
 8004950:	40012c00 	.word	0x40012c00
 8004954:	40013400 	.word	0x40013400
 8004958:	40014000 	.word	0x40014000
 800495c:	40014400 	.word	0x40014400
 8004960:	40014800 	.word	0x40014800

08004964 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004964:	b480      	push	{r7}
 8004966:	b087      	sub	sp, #28
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	f023 0210 	bic.w	r2, r3, #16
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800499e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	021b      	lsls	r3, r3, #8
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f023 0320 	bic.w	r3, r3, #32
 80049b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a28      	ldr	r2, [pc, #160]	@ (8004a64 <TIM_OC2_SetConfig+0x100>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d003      	beq.n	80049d0 <TIM_OC2_SetConfig+0x6c>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a27      	ldr	r2, [pc, #156]	@ (8004a68 <TIM_OC2_SetConfig+0x104>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d10d      	bne.n	80049ec <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004a64 <TIM_OC2_SetConfig+0x100>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d00f      	beq.n	8004a14 <TIM_OC2_SetConfig+0xb0>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a68 <TIM_OC2_SetConfig+0x104>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00b      	beq.n	8004a14 <TIM_OC2_SetConfig+0xb0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a1b      	ldr	r2, [pc, #108]	@ (8004a6c <TIM_OC2_SetConfig+0x108>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d007      	beq.n	8004a14 <TIM_OC2_SetConfig+0xb0>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a1a      	ldr	r2, [pc, #104]	@ (8004a70 <TIM_OC2_SetConfig+0x10c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d003      	beq.n	8004a14 <TIM_OC2_SetConfig+0xb0>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a19      	ldr	r2, [pc, #100]	@ (8004a74 <TIM_OC2_SetConfig+0x110>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d113      	bne.n	8004a3c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40013400 	.word	0x40013400
 8004a6c:	40014000 	.word	0x40014000
 8004a70:	40014400 	.word	0x40014400
 8004a74:	40014800 	.word	0x40014800

08004a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0303 	bic.w	r3, r3, #3
 8004ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a27      	ldr	r2, [pc, #156]	@ (8004b74 <TIM_OC3_SetConfig+0xfc>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d003      	beq.n	8004ae2 <TIM_OC3_SetConfig+0x6a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a26      	ldr	r2, [pc, #152]	@ (8004b78 <TIM_OC3_SetConfig+0x100>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d10d      	bne.n	8004afe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	021b      	lsls	r3, r3, #8
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004afc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a1c      	ldr	r2, [pc, #112]	@ (8004b74 <TIM_OC3_SetConfig+0xfc>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d00f      	beq.n	8004b26 <TIM_OC3_SetConfig+0xae>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a1b      	ldr	r2, [pc, #108]	@ (8004b78 <TIM_OC3_SetConfig+0x100>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d00b      	beq.n	8004b26 <TIM_OC3_SetConfig+0xae>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a1a      	ldr	r2, [pc, #104]	@ (8004b7c <TIM_OC3_SetConfig+0x104>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d007      	beq.n	8004b26 <TIM_OC3_SetConfig+0xae>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a19      	ldr	r2, [pc, #100]	@ (8004b80 <TIM_OC3_SetConfig+0x108>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d003      	beq.n	8004b26 <TIM_OC3_SetConfig+0xae>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a18      	ldr	r2, [pc, #96]	@ (8004b84 <TIM_OC3_SetConfig+0x10c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d113      	bne.n	8004b4e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40013400 	.word	0x40013400
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40014400 	.word	0x40014400
 8004b84:	40014800 	.word	0x40014800

08004b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	031b      	lsls	r3, r3, #12
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a28      	ldr	r2, [pc, #160]	@ (8004c88 <TIM_OC4_SetConfig+0x100>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d003      	beq.n	8004bf4 <TIM_OC4_SetConfig+0x6c>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a27      	ldr	r2, [pc, #156]	@ (8004c8c <TIM_OC4_SetConfig+0x104>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d10d      	bne.n	8004c10 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	031b      	lsls	r3, r3, #12
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a1d      	ldr	r2, [pc, #116]	@ (8004c88 <TIM_OC4_SetConfig+0x100>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d00f      	beq.n	8004c38 <TIM_OC4_SetConfig+0xb0>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8004c8c <TIM_OC4_SetConfig+0x104>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d00b      	beq.n	8004c38 <TIM_OC4_SetConfig+0xb0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a1b      	ldr	r2, [pc, #108]	@ (8004c90 <TIM_OC4_SetConfig+0x108>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d007      	beq.n	8004c38 <TIM_OC4_SetConfig+0xb0>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004c94 <TIM_OC4_SetConfig+0x10c>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d003      	beq.n	8004c38 <TIM_OC4_SetConfig+0xb0>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a19      	ldr	r2, [pc, #100]	@ (8004c98 <TIM_OC4_SetConfig+0x110>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d113      	bne.n	8004c60 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c3e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c46:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	019b      	lsls	r3, r3, #6
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	019b      	lsls	r3, r3, #6
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	621a      	str	r2, [r3, #32]
}
 8004c7a:	bf00      	nop
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40012c00 	.word	0x40012c00
 8004c8c:	40013400 	.word	0x40013400
 8004c90:	40014000 	.word	0x40014000
 8004c94:	40014400 	.word	0x40014400
 8004c98:	40014800 	.word	0x40014800

08004c9c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004ce0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	041b      	lsls	r3, r3, #16
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a17      	ldr	r2, [pc, #92]	@ (8004d50 <TIM_OC5_SetConfig+0xb4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00f      	beq.n	8004d16 <TIM_OC5_SetConfig+0x7a>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a16      	ldr	r2, [pc, #88]	@ (8004d54 <TIM_OC5_SetConfig+0xb8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d00b      	beq.n	8004d16 <TIM_OC5_SetConfig+0x7a>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a15      	ldr	r2, [pc, #84]	@ (8004d58 <TIM_OC5_SetConfig+0xbc>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d007      	beq.n	8004d16 <TIM_OC5_SetConfig+0x7a>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a14      	ldr	r2, [pc, #80]	@ (8004d5c <TIM_OC5_SetConfig+0xc0>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d003      	beq.n	8004d16 <TIM_OC5_SetConfig+0x7a>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a13      	ldr	r2, [pc, #76]	@ (8004d60 <TIM_OC5_SetConfig+0xc4>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d109      	bne.n	8004d2a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	021b      	lsls	r3, r3, #8
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	621a      	str	r2, [r3, #32]
}
 8004d44:	bf00      	nop
 8004d46:	371c      	adds	r7, #28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	40012c00 	.word	0x40012c00
 8004d54:	40013400 	.word	0x40013400
 8004d58:	40014000 	.word	0x40014000
 8004d5c:	40014400 	.word	0x40014400
 8004d60:	40014800 	.word	0x40014800

08004d64 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	021b      	lsls	r3, r3, #8
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	051b      	lsls	r3, r3, #20
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a18      	ldr	r2, [pc, #96]	@ (8004e1c <TIM_OC6_SetConfig+0xb8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00f      	beq.n	8004de0 <TIM_OC6_SetConfig+0x7c>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a17      	ldr	r2, [pc, #92]	@ (8004e20 <TIM_OC6_SetConfig+0xbc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00b      	beq.n	8004de0 <TIM_OC6_SetConfig+0x7c>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a16      	ldr	r2, [pc, #88]	@ (8004e24 <TIM_OC6_SetConfig+0xc0>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <TIM_OC6_SetConfig+0x7c>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a15      	ldr	r2, [pc, #84]	@ (8004e28 <TIM_OC6_SetConfig+0xc4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d003      	beq.n	8004de0 <TIM_OC6_SetConfig+0x7c>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a14      	ldr	r2, [pc, #80]	@ (8004e2c <TIM_OC6_SetConfig+0xc8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d109      	bne.n	8004df4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004de6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	029b      	lsls	r3, r3, #10
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40012c00 	.word	0x40012c00
 8004e20:	40013400 	.word	0x40013400
 8004e24:	40014000 	.word	0x40014000
 8004e28:	40014400 	.word	0x40014400
 8004e2c:	40014800 	.word	0x40014800

08004e30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	f023 0201 	bic.w	r2, r3, #1
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f023 030a 	bic.w	r3, r3, #10
 8004e6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	621a      	str	r2, [r3, #32]
}
 8004e82:	bf00      	nop
 8004e84:	371c      	adds	r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b087      	sub	sp, #28
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	60f8      	str	r0, [r7, #12]
 8004e96:	60b9      	str	r1, [r7, #8]
 8004e98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	f023 0210 	bic.w	r2, r3, #16
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004eb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	031b      	lsls	r3, r3, #12
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004eca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	621a      	str	r2, [r3, #32]
}
 8004ee2:	bf00      	nop
 8004ee4:	371c      	adds	r7, #28
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b085      	sub	sp, #20
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	f043 0307 	orr.w	r3, r3, #7
 8004f14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	609a      	str	r2, [r3, #8]
}
 8004f1c:	bf00      	nop
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	021a      	lsls	r2, r3, #8
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	609a      	str	r2, [r3, #8]
}
 8004f5c:	bf00      	nop
 8004f5e:	371c      	adds	r7, #28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 031f 	and.w	r3, r3, #31
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1a      	ldr	r2, [r3, #32]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	401a      	ands	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a1a      	ldr	r2, [r3, #32]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 031f 	and.w	r3, r3, #31
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	621a      	str	r2, [r3, #32]
}
 8004fa6:	bf00      	nop
 8004fa8:	371c      	adds	r7, #28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
	...

08004fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e065      	b.n	8005098 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a2c      	ldr	r2, [pc, #176]	@ (80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2b      	ldr	r2, [pc, #172]	@ (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d108      	bne.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005006:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	4313      	orrs	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a1b      	ldr	r2, [pc, #108]	@ (80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d018      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005042:	d013      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a18      	ldr	r2, [pc, #96]	@ (80050ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d00e      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a17      	ldr	r2, [pc, #92]	@ (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d009      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a12      	ldr	r2, [pc, #72]	@ (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d004      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a13      	ldr	r2, [pc, #76]	@ (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d10c      	bne.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005072:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	4313      	orrs	r3, r2
 800507c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	40012c00 	.word	0x40012c00
 80050a8:	40013400 	.word	0x40013400
 80050ac:	40000400 	.word	0x40000400
 80050b0:	40000800 	.word	0x40000800
 80050b4:	40014000 	.word	0x40014000

080050b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d101      	bne.n	80050d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050d0:	2302      	movs	r3, #2
 80050d2:	e073      	b.n	80051bc <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	041b      	lsls	r3, r3, #16
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	4313      	orrs	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a19      	ldr	r2, [pc, #100]	@ (80051c8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d004      	beq.n	8005170 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a18      	ldr	r2, [pc, #96]	@ (80051cc <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d11c      	bne.n	80051aa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517a:	051b      	lsls	r3, r3, #20
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3714      	adds	r7, #20
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr
 80051c8:	40012c00 	.word	0x40012c00
 80051cc:	40013400 	.word	0x40013400

080051d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e042      	b.n	8005268 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f7fc fa19 	bl	800162c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2224      	movs	r2, #36	@ 0x24
 80051fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 ff30 	bl	8006080 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fc61 	bl	8005ae8 <UART_SetConfig>
 8005226:	4603      	mov	r3, r0
 8005228:	2b01      	cmp	r3, #1
 800522a:	d101      	bne.n	8005230 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e01b      	b.n	8005268 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800523e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800524e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0201 	orr.w	r2, r2, #1
 800525e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 ffaf 	bl	80061c4 <UART_CheckIdleState>
 8005266:	4603      	mov	r3, r0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	@ 0x28
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	603b      	str	r3, [r7, #0]
 800527c:	4613      	mov	r3, r2
 800527e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005286:	2b20      	cmp	r3, #32
 8005288:	d17b      	bne.n	8005382 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <HAL_UART_Transmit+0x26>
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e074      	b.n	8005384 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2221      	movs	r2, #33	@ 0x21
 80052a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052aa:	f7fc fc61 	bl	8001b70 <HAL_GetTick>
 80052ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	88fa      	ldrh	r2, [r7, #6]
 80052b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	88fa      	ldrh	r2, [r7, #6]
 80052bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c8:	d108      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d104      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	e003      	b.n	80052e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e0:	2300      	movs	r3, #0
 80052e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052e4:	e030      	b.n	8005348 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2200      	movs	r2, #0
 80052ee:	2180      	movs	r1, #128	@ 0x80
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f001 f811 	bl	8006318 <UART_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d005      	beq.n	8005308 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2220      	movs	r2, #32
 8005300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e03d      	b.n	8005384 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	3302      	adds	r3, #2
 8005322:	61bb      	str	r3, [r7, #24]
 8005324:	e007      	b.n	8005336 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	781a      	ldrb	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	3301      	adds	r3, #1
 8005334:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1c8      	bne.n	80052e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2200      	movs	r2, #0
 800535c:	2140      	movs	r1, #64	@ 0x40
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 ffda 	bl	8006318 <UART_WaitOnFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d005      	beq.n	8005376 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e006      	b.n	8005384 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2220      	movs	r2, #32
 800537a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	e000      	b.n	8005384 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005382:	2302      	movs	r3, #2
  }
}
 8005384:	4618      	mov	r0, r3
 8005386:	3720      	adds	r7, #32
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08a      	sub	sp, #40	@ 0x28
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	4613      	mov	r3, r2
 8005398:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d137      	bne.n	8005414 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_UART_Receive_IT+0x24>
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e030      	b.n	8005416 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a18      	ldr	r2, [pc, #96]	@ (8005420 <HAL_UART_Receive_IT+0x94>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d01f      	beq.n	8005404 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d018      	beq.n	8005404 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	613b      	str	r3, [r7, #16]
   return(result);
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	461a      	mov	r2, r3
 80053ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f0:	623b      	str	r3, [r7, #32]
 80053f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	69f9      	ldr	r1, [r7, #28]
 80053f6:	6a3a      	ldr	r2, [r7, #32]
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e6      	bne.n	80053d2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005404:	88fb      	ldrh	r3, [r7, #6]
 8005406:	461a      	mov	r2, r3
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	68f8      	ldr	r0, [r7, #12]
 800540c:	f000 fff2 	bl	80063f4 <UART_Start_Receive_IT>
 8005410:	4603      	mov	r3, r0
 8005412:	e000      	b.n	8005416 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005414:	2302      	movs	r3, #2
  }
}
 8005416:	4618      	mov	r0, r3
 8005418:	3728      	adds	r7, #40	@ 0x28
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	40008000 	.word	0x40008000

08005424 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b0ba      	sub	sp, #232	@ 0xe8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800544a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800544e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005452:	4013      	ands	r3, r2
 8005454:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005458:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800545c:	2b00      	cmp	r3, #0
 800545e:	d11b      	bne.n	8005498 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005464:	f003 0320 	and.w	r3, r3, #32
 8005468:	2b00      	cmp	r3, #0
 800546a:	d015      	beq.n	8005498 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800546c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b00      	cmp	r3, #0
 8005476:	d105      	bne.n	8005484 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005478:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800547c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d009      	beq.n	8005498 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 8300 	beq.w	8005a8e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	4798      	blx	r3
      }
      return;
 8005496:	e2fa      	b.n	8005a8e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005498:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 8123 	beq.w	80056e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80054a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80054a6:	4b8d      	ldr	r3, [pc, #564]	@ (80056dc <HAL_UART_IRQHandler+0x2b8>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80054ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80054b2:	4b8b      	ldr	r3, [pc, #556]	@ (80056e0 <HAL_UART_IRQHandler+0x2bc>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 8116 	beq.w	80056e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d011      	beq.n	80054ec <HAL_UART_IRQHandler+0xc8>
 80054c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00b      	beq.n	80054ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2201      	movs	r2, #1
 80054da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e2:	f043 0201 	orr.w	r2, r3, #1
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d011      	beq.n	800551c <HAL_UART_IRQHandler+0xf8>
 80054f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054fc:	f003 0301 	and.w	r3, r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00b      	beq.n	800551c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2202      	movs	r2, #2
 800550a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005512:	f043 0204 	orr.w	r2, r3, #4
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800551c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b00      	cmp	r3, #0
 8005526:	d011      	beq.n	800554c <HAL_UART_IRQHandler+0x128>
 8005528:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00b      	beq.n	800554c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2204      	movs	r2, #4
 800553a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005542:	f043 0202 	orr.w	r2, r3, #2
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800554c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005550:	f003 0308 	and.w	r3, r3, #8
 8005554:	2b00      	cmp	r3, #0
 8005556:	d017      	beq.n	8005588 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d105      	bne.n	8005570 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005564:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005568:	4b5c      	ldr	r3, [pc, #368]	@ (80056dc <HAL_UART_IRQHandler+0x2b8>)
 800556a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00b      	beq.n	8005588 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2208      	movs	r2, #8
 8005576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557e:	f043 0208 	orr.w	r2, r3, #8
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800558c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005590:	2b00      	cmp	r3, #0
 8005592:	d012      	beq.n	80055ba <HAL_UART_IRQHandler+0x196>
 8005594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005598:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00c      	beq.n	80055ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b0:	f043 0220 	orr.w	r2, r3, #32
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 8266 	beq.w	8005a92 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ca:	f003 0320 	and.w	r3, r3, #32
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d013      	beq.n	80055fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80055d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055d6:	f003 0320 	and.w	r3, r3, #32
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d105      	bne.n	80055ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d007      	beq.n	80055fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005600:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560e:	2b40      	cmp	r3, #64	@ 0x40
 8005610:	d005      	beq.n	800561e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005616:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800561a:	2b00      	cmp	r3, #0
 800561c:	d054      	beq.n	80056c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f001 f80a 	bl	8006638 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562e:	2b40      	cmp	r3, #64	@ 0x40
 8005630:	d146      	bne.n	80056c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	3308      	adds	r3, #8
 8005638:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005648:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800564c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005650:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3308      	adds	r3, #8
 800565a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800565e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005662:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800566a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1d9      	bne.n	8005632 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005684:	2b00      	cmp	r3, #0
 8005686:	d017      	beq.n	80056b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800568e:	4a15      	ldr	r2, [pc, #84]	@ (80056e4 <HAL_UART_IRQHandler+0x2c0>)
 8005690:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005698:	4618      	mov	r0, r3
 800569a:	f7fc fbff 	bl	8001e9c <HAL_DMA_Abort_IT>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d019      	beq.n	80056d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80056b2:	4610      	mov	r0, r2
 80056b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b6:	e00f      	b.n	80056d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 f9ff 	bl	8005abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056be:	e00b      	b.n	80056d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f9fb 	bl	8005abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c6:	e007      	b.n	80056d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f9f7 	bl	8005abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80056d6:	e1dc      	b.n	8005a92 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d8:	bf00      	nop
    return;
 80056da:	e1da      	b.n	8005a92 <HAL_UART_IRQHandler+0x66e>
 80056dc:	10000001 	.word	0x10000001
 80056e0:	04000120 	.word	0x04000120
 80056e4:	08006705 	.word	0x08006705

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	f040 8170 	bne.w	80059d2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80056f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f000 8169 	beq.w	80059d2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005704:	f003 0310 	and.w	r3, r3, #16
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 8162 	beq.w	80059d2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2210      	movs	r2, #16
 8005714:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005720:	2b40      	cmp	r3, #64	@ 0x40
 8005722:	f040 80d8 	bne.w	80058d6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005734:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 80af 	beq.w	800589c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005744:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005748:	429a      	cmp	r2, r3
 800574a:	f080 80a7 	bcs.w	800589c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005754:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	f040 8087 	bne.w	800587a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005778:	e853 3f00 	ldrex	r3, [r3]
 800577c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005780:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005788:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005796:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800579a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057a6:	e841 2300 	strex	r3, r2, [r1]
 80057aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1da      	bne.n	800576c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3308      	adds	r3, #8
 80057bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057c8:	f023 0301 	bic.w	r3, r3, #1
 80057cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3308      	adds	r3, #8
 80057d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057e6:	e841 2300 	strex	r3, r2, [r1]
 80057ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1e1      	bne.n	80057b6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3308      	adds	r3, #8
 80057f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057fc:	e853 3f00 	ldrex	r3, [r3]
 8005800:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005802:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3308      	adds	r3, #8
 8005812:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005816:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005818:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800581c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800581e:	e841 2300 	strex	r3, r2, [r1]
 8005822:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1e3      	bne.n	80057f2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2220      	movs	r2, #32
 800582e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005848:	f023 0310 	bic.w	r3, r3, #16
 800584c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	461a      	mov	r2, r3
 8005856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800585a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800585c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005860:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005868:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e4      	bne.n	8005838 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005874:	4618      	mov	r0, r3
 8005876:	f7fc fab8 	bl	8001dea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2202      	movs	r2, #2
 800587e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800588c:	b29b      	uxth	r3, r3
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	b29b      	uxth	r3, r3
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f91b 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800589a:	e0fc      	b.n	8005a96 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80058a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058a6:	429a      	cmp	r2, r3
 80058a8:	f040 80f5 	bne.w	8005a96 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b20      	cmp	r3, #32
 80058bc:	f040 80eb 	bne.w	8005a96 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2202      	movs	r2, #2
 80058c4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80058cc:	4619      	mov	r1, r3
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f8fe 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
      return;
 80058d4:	e0df      	b.n	8005a96 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 80d1 	beq.w	8005a9a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80058f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 80cc 	beq.w	8005a9a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800590a:	e853 3f00 	ldrex	r3, [r3]
 800590e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005912:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005916:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	461a      	mov	r2, r3
 8005920:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005924:	647b      	str	r3, [r7, #68]	@ 0x44
 8005926:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800592a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e4      	bne.n	8005902 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3308      	adds	r3, #8
 800593e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005942:	e853 3f00 	ldrex	r3, [r3]
 8005946:	623b      	str	r3, [r7, #32]
   return(result);
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800594e:	f023 0301 	bic.w	r3, r3, #1
 8005952:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3308      	adds	r3, #8
 800595c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005960:	633a      	str	r2, [r7, #48]	@ 0x30
 8005962:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800596e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e1      	bne.n	8005938 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2220      	movs	r2, #32
 8005978:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	60fb      	str	r3, [r7, #12]
   return(result);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f023 0310 	bic.w	r3, r3, #16
 800599c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	461a      	mov	r2, r3
 80059a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80059aa:	61fb      	str	r3, [r7, #28]
 80059ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	69b9      	ldr	r1, [r7, #24]
 80059b0:	69fa      	ldr	r2, [r7, #28]
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	617b      	str	r3, [r7, #20]
   return(result);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e4      	bne.n	8005988 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2202      	movs	r2, #2
 80059c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059c8:	4619      	mov	r1, r3
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f880 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059d0:	e063      	b.n	8005a9a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00e      	beq.n	80059fc <HAL_UART_IRQHandler+0x5d8>
 80059de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d008      	beq.n	80059fc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80059f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f001 fbe3 	bl	80071c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059fa:	e051      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d014      	beq.n	8005a32 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d105      	bne.n	8005a20 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d008      	beq.n	8005a32 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d03a      	beq.n	8005a9e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	4798      	blx	r3
    }
    return;
 8005a30:	e035      	b.n	8005a9e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d009      	beq.n	8005a52 <HAL_UART_IRQHandler+0x62e>
 8005a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 fe6c 	bl	8006728 <UART_EndTransmit_IT>
    return;
 8005a50:	e026      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d009      	beq.n	8005a72 <HAL_UART_IRQHandler+0x64e>
 8005a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f001 fbbc 	bl	80071e8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a70:	e016      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d010      	beq.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
 8005a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	da0c      	bge.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f001 fba4 	bl	80071d4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a8c:	e008      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a8e:	bf00      	nop
 8005a90:	e006      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
    return;
 8005a92:	bf00      	nop
 8005a94:	e004      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a96:	bf00      	nop
 8005a98:	e002      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005a9a:	bf00      	nop
 8005a9c:	e000      	b.n	8005aa0 <HAL_UART_IRQHandler+0x67c>
    return;
 8005a9e:	bf00      	nop
  }
}
 8005aa0:	37e8      	adds	r7, #232	@ 0xe8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop

08005aa8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	460b      	mov	r3, r1
 8005ada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aec:	b08c      	sub	sp, #48	@ 0x30
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005af2:	2300      	movs	r3, #0
 8005af4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	431a      	orrs	r2, r3
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	431a      	orrs	r2, r3
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	4bab      	ldr	r3, [pc, #684]	@ (8005dc4 <UART_SetConfig+0x2dc>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	6812      	ldr	r2, [r2, #0]
 8005b1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b20:	430b      	orrs	r3, r1
 8005b22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4aa0      	ldr	r2, [pc, #640]	@ (8005dc8 <UART_SetConfig+0x2e0>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d004      	beq.n	8005b54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b50:	4313      	orrs	r3, r2
 8005b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	6812      	ldr	r2, [r2, #0]
 8005b66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b68:	430b      	orrs	r3, r1
 8005b6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	f023 010f 	bic.w	r1, r3, #15
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	430a      	orrs	r2, r1
 8005b80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a91      	ldr	r2, [pc, #580]	@ (8005dcc <UART_SetConfig+0x2e4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d125      	bne.n	8005bd8 <UART_SetConfig+0xf0>
 8005b8c:	4b90      	ldr	r3, [pc, #576]	@ (8005dd0 <UART_SetConfig+0x2e8>)
 8005b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b92:	f003 0303 	and.w	r3, r3, #3
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d81a      	bhi.n	8005bd0 <UART_SetConfig+0xe8>
 8005b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba0 <UART_SetConfig+0xb8>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005bc1 	.word	0x08005bc1
 8005ba8:	08005bb9 	.word	0x08005bb9
 8005bac:	08005bc9 	.word	0x08005bc9
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bb6:	e0d6      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bbe:	e0d2      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bc6:	e0ce      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005bc8:	2308      	movs	r3, #8
 8005bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bce:	e0ca      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bd6:	e0c6      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a7d      	ldr	r2, [pc, #500]	@ (8005dd4 <UART_SetConfig+0x2ec>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d138      	bne.n	8005c54 <UART_SetConfig+0x16c>
 8005be2:	4b7b      	ldr	r3, [pc, #492]	@ (8005dd0 <UART_SetConfig+0x2e8>)
 8005be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be8:	f003 030c 	and.w	r3, r3, #12
 8005bec:	2b0c      	cmp	r3, #12
 8005bee:	d82d      	bhi.n	8005c4c <UART_SetConfig+0x164>
 8005bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf8 <UART_SetConfig+0x110>)
 8005bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf6:	bf00      	nop
 8005bf8:	08005c2d 	.word	0x08005c2d
 8005bfc:	08005c4d 	.word	0x08005c4d
 8005c00:	08005c4d 	.word	0x08005c4d
 8005c04:	08005c4d 	.word	0x08005c4d
 8005c08:	08005c3d 	.word	0x08005c3d
 8005c0c:	08005c4d 	.word	0x08005c4d
 8005c10:	08005c4d 	.word	0x08005c4d
 8005c14:	08005c4d 	.word	0x08005c4d
 8005c18:	08005c35 	.word	0x08005c35
 8005c1c:	08005c4d 	.word	0x08005c4d
 8005c20:	08005c4d 	.word	0x08005c4d
 8005c24:	08005c4d 	.word	0x08005c4d
 8005c28:	08005c45 	.word	0x08005c45
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c32:	e098      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c34:	2302      	movs	r3, #2
 8005c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3a:	e094      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c3c:	2304      	movs	r3, #4
 8005c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c42:	e090      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c44:	2308      	movs	r3, #8
 8005c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4a:	e08c      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c4c:	2310      	movs	r3, #16
 8005c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c52:	e088      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a5f      	ldr	r2, [pc, #380]	@ (8005dd8 <UART_SetConfig+0x2f0>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d125      	bne.n	8005caa <UART_SetConfig+0x1c2>
 8005c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8005dd0 <UART_SetConfig+0x2e8>)
 8005c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c68:	2b30      	cmp	r3, #48	@ 0x30
 8005c6a:	d016      	beq.n	8005c9a <UART_SetConfig+0x1b2>
 8005c6c:	2b30      	cmp	r3, #48	@ 0x30
 8005c6e:	d818      	bhi.n	8005ca2 <UART_SetConfig+0x1ba>
 8005c70:	2b20      	cmp	r3, #32
 8005c72:	d00a      	beq.n	8005c8a <UART_SetConfig+0x1a2>
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d814      	bhi.n	8005ca2 <UART_SetConfig+0x1ba>
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <UART_SetConfig+0x19a>
 8005c7c:	2b10      	cmp	r3, #16
 8005c7e:	d008      	beq.n	8005c92 <UART_SetConfig+0x1aa>
 8005c80:	e00f      	b.n	8005ca2 <UART_SetConfig+0x1ba>
 8005c82:	2300      	movs	r3, #0
 8005c84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c88:	e06d      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c90:	e069      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c92:	2304      	movs	r3, #4
 8005c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c98:	e065      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005c9a:	2308      	movs	r3, #8
 8005c9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca0:	e061      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005ca2:	2310      	movs	r3, #16
 8005ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca8:	e05d      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a4b      	ldr	r2, [pc, #300]	@ (8005ddc <UART_SetConfig+0x2f4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d125      	bne.n	8005d00 <UART_SetConfig+0x218>
 8005cb4:	4b46      	ldr	r3, [pc, #280]	@ (8005dd0 <UART_SetConfig+0x2e8>)
 8005cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005cbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cc0:	d016      	beq.n	8005cf0 <UART_SetConfig+0x208>
 8005cc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cc4:	d818      	bhi.n	8005cf8 <UART_SetConfig+0x210>
 8005cc6:	2b80      	cmp	r3, #128	@ 0x80
 8005cc8:	d00a      	beq.n	8005ce0 <UART_SetConfig+0x1f8>
 8005cca:	2b80      	cmp	r3, #128	@ 0x80
 8005ccc:	d814      	bhi.n	8005cf8 <UART_SetConfig+0x210>
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <UART_SetConfig+0x1f0>
 8005cd2:	2b40      	cmp	r3, #64	@ 0x40
 8005cd4:	d008      	beq.n	8005ce8 <UART_SetConfig+0x200>
 8005cd6:	e00f      	b.n	8005cf8 <UART_SetConfig+0x210>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cde:	e042      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ce6:	e03e      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005ce8:	2304      	movs	r3, #4
 8005cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cee:	e03a      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005cf0:	2308      	movs	r3, #8
 8005cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf6:	e036      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005cf8:	2310      	movs	r3, #16
 8005cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfe:	e032      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a30      	ldr	r2, [pc, #192]	@ (8005dc8 <UART_SetConfig+0x2e0>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d12a      	bne.n	8005d60 <UART_SetConfig+0x278>
 8005d0a:	4b31      	ldr	r3, [pc, #196]	@ (8005dd0 <UART_SetConfig+0x2e8>)
 8005d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d18:	d01a      	beq.n	8005d50 <UART_SetConfig+0x268>
 8005d1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d1e:	d81b      	bhi.n	8005d58 <UART_SetConfig+0x270>
 8005d20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d24:	d00c      	beq.n	8005d40 <UART_SetConfig+0x258>
 8005d26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d2a:	d815      	bhi.n	8005d58 <UART_SetConfig+0x270>
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <UART_SetConfig+0x250>
 8005d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d34:	d008      	beq.n	8005d48 <UART_SetConfig+0x260>
 8005d36:	e00f      	b.n	8005d58 <UART_SetConfig+0x270>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3e:	e012      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d40:	2302      	movs	r3, #2
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d46:	e00e      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d48:	2304      	movs	r3, #4
 8005d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4e:	e00a      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d50:	2308      	movs	r3, #8
 8005d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d56:	e006      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d58:	2310      	movs	r3, #16
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e002      	b.n	8005d66 <UART_SetConfig+0x27e>
 8005d60:	2310      	movs	r3, #16
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a17      	ldr	r2, [pc, #92]	@ (8005dc8 <UART_SetConfig+0x2e0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	f040 80a8 	bne.w	8005ec2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d76:	2b08      	cmp	r3, #8
 8005d78:	d834      	bhi.n	8005de4 <UART_SetConfig+0x2fc>
 8005d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d80 <UART_SetConfig+0x298>)
 8005d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d80:	08005da5 	.word	0x08005da5
 8005d84:	08005de5 	.word	0x08005de5
 8005d88:	08005dad 	.word	0x08005dad
 8005d8c:	08005de5 	.word	0x08005de5
 8005d90:	08005db3 	.word	0x08005db3
 8005d94:	08005de5 	.word	0x08005de5
 8005d98:	08005de5 	.word	0x08005de5
 8005d9c:	08005de5 	.word	0x08005de5
 8005da0:	08005dbb 	.word	0x08005dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005da4:	f7fd fe8a 	bl	8003abc <HAL_RCC_GetPCLK1Freq>
 8005da8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005daa:	e021      	b.n	8005df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dac:	4b0c      	ldr	r3, [pc, #48]	@ (8005de0 <UART_SetConfig+0x2f8>)
 8005dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005db0:	e01e      	b.n	8005df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005db2:	f7fd fe15 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8005db6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005db8:	e01a      	b.n	8005df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dc0:	e016      	b.n	8005df0 <UART_SetConfig+0x308>
 8005dc2:	bf00      	nop
 8005dc4:	cfff69f3 	.word	0xcfff69f3
 8005dc8:	40008000 	.word	0x40008000
 8005dcc:	40013800 	.word	0x40013800
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	40004400 	.word	0x40004400
 8005dd8:	40004800 	.word	0x40004800
 8005ddc:	40004c00 	.word	0x40004c00
 8005de0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005dee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f000 812a 	beq.w	800604c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	4a9e      	ldr	r2, [pc, #632]	@ (8006078 <UART_SetConfig+0x590>)
 8005dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e02:	461a      	mov	r2, r3
 8005e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e06:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e0a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	4613      	mov	r3, r2
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d305      	bcc.n	8005e28 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d903      	bls.n	8005e30 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e2e:	e10d      	b.n	800604c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e32:	2200      	movs	r2, #0
 8005e34:	60bb      	str	r3, [r7, #8]
 8005e36:	60fa      	str	r2, [r7, #12]
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3c:	4a8e      	ldr	r2, [pc, #568]	@ (8006078 <UART_SetConfig+0x590>)
 8005e3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	2200      	movs	r2, #0
 8005e46:	603b      	str	r3, [r7, #0]
 8005e48:	607a      	str	r2, [r7, #4]
 8005e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e52:	f7fa fa35 	bl	80002c0 <__aeabi_uldivmod>
 8005e56:	4602      	mov	r2, r0
 8005e58:	460b      	mov	r3, r1
 8005e5a:	4610      	mov	r0, r2
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	f04f 0200 	mov.w	r2, #0
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	020b      	lsls	r3, r1, #8
 8005e68:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e6c:	0202      	lsls	r2, r0, #8
 8005e6e:	6979      	ldr	r1, [r7, #20]
 8005e70:	6849      	ldr	r1, [r1, #4]
 8005e72:	0849      	lsrs	r1, r1, #1
 8005e74:	2000      	movs	r0, #0
 8005e76:	460c      	mov	r4, r1
 8005e78:	4605      	mov	r5, r0
 8005e7a:	eb12 0804 	adds.w	r8, r2, r4
 8005e7e:	eb43 0905 	adc.w	r9, r3, r5
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	469a      	mov	sl, r3
 8005e8a:	4693      	mov	fp, r2
 8005e8c:	4652      	mov	r2, sl
 8005e8e:	465b      	mov	r3, fp
 8005e90:	4640      	mov	r0, r8
 8005e92:	4649      	mov	r1, r9
 8005e94:	f7fa fa14 	bl	80002c0 <__aeabi_uldivmod>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ea0:	6a3b      	ldr	r3, [r7, #32]
 8005ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ea6:	d308      	bcc.n	8005eba <UART_SetConfig+0x3d2>
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eae:	d204      	bcs.n	8005eba <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6a3a      	ldr	r2, [r7, #32]
 8005eb6:	60da      	str	r2, [r3, #12]
 8005eb8:	e0c8      	b.n	800604c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ec0:	e0c4      	b.n	800604c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005eca:	d167      	bne.n	8005f9c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005ecc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d828      	bhi.n	8005f26 <UART_SetConfig+0x43e>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <UART_SetConfig+0x3f4>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005f01 	.word	0x08005f01
 8005ee0:	08005f09 	.word	0x08005f09
 8005ee4:	08005f11 	.word	0x08005f11
 8005ee8:	08005f27 	.word	0x08005f27
 8005eec:	08005f17 	.word	0x08005f17
 8005ef0:	08005f27 	.word	0x08005f27
 8005ef4:	08005f27 	.word	0x08005f27
 8005ef8:	08005f27 	.word	0x08005f27
 8005efc:	08005f1f 	.word	0x08005f1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f00:	f7fd fddc 	bl	8003abc <HAL_RCC_GetPCLK1Freq>
 8005f04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f06:	e014      	b.n	8005f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f08:	f7fd fdee 	bl	8003ae8 <HAL_RCC_GetPCLK2Freq>
 8005f0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f0e:	e010      	b.n	8005f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f10:	4b5a      	ldr	r3, [pc, #360]	@ (800607c <UART_SetConfig+0x594>)
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f14:	e00d      	b.n	8005f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f16:	f7fd fd63 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8005f1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f1c:	e009      	b.n	8005f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f24:	e005      	b.n	8005f32 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 8089 	beq.w	800604c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8006078 <UART_SetConfig+0x590>)
 8005f40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f44:	461a      	mov	r2, r3
 8005f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f4c:	005a      	lsls	r2, r3, #1
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	085b      	lsrs	r3, r3, #1
 8005f54:	441a      	add	r2, r3
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	2b0f      	cmp	r3, #15
 8005f64:	d916      	bls.n	8005f94 <UART_SetConfig+0x4ac>
 8005f66:	6a3b      	ldr	r3, [r7, #32]
 8005f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f6c:	d212      	bcs.n	8005f94 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	f023 030f 	bic.w	r3, r3, #15
 8005f76:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	f003 0307 	and.w	r3, r3, #7
 8005f82:	b29a      	uxth	r2, r3
 8005f84:	8bfb      	ldrh	r3, [r7, #30]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	8bfa      	ldrh	r2, [r7, #30]
 8005f90:	60da      	str	r2, [r3, #12]
 8005f92:	e05b      	b.n	800604c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f9a:	e057      	b.n	800604c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d828      	bhi.n	8005ff6 <UART_SetConfig+0x50e>
 8005fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8005fac <UART_SetConfig+0x4c4>)
 8005fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005faa:	bf00      	nop
 8005fac:	08005fd1 	.word	0x08005fd1
 8005fb0:	08005fd9 	.word	0x08005fd9
 8005fb4:	08005fe1 	.word	0x08005fe1
 8005fb8:	08005ff7 	.word	0x08005ff7
 8005fbc:	08005fe7 	.word	0x08005fe7
 8005fc0:	08005ff7 	.word	0x08005ff7
 8005fc4:	08005ff7 	.word	0x08005ff7
 8005fc8:	08005ff7 	.word	0x08005ff7
 8005fcc:	08005fef 	.word	0x08005fef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fd0:	f7fd fd74 	bl	8003abc <HAL_RCC_GetPCLK1Freq>
 8005fd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fd6:	e014      	b.n	8006002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fd8:	f7fd fd86 	bl	8003ae8 <HAL_RCC_GetPCLK2Freq>
 8005fdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fde:	e010      	b.n	8006002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fe0:	4b26      	ldr	r3, [pc, #152]	@ (800607c <UART_SetConfig+0x594>)
 8005fe2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fe4:	e00d      	b.n	8006002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fe6:	f7fd fcfb 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8005fea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fec:	e009      	b.n	8006002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ff2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ff4:	e005      	b.n	8006002 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006000:	bf00      	nop
    }

    if (pclk != 0U)
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	2b00      	cmp	r3, #0
 8006006:	d021      	beq.n	800604c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600c:	4a1a      	ldr	r2, [pc, #104]	@ (8006078 <UART_SetConfig+0x590>)
 800600e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006012:	461a      	mov	r2, r3
 8006014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006016:	fbb3 f2f2 	udiv	r2, r3, r2
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	085b      	lsrs	r3, r3, #1
 8006020:	441a      	add	r2, r3
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	fbb2 f3f3 	udiv	r3, r2, r3
 800602a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	2b0f      	cmp	r3, #15
 8006030:	d909      	bls.n	8006046 <UART_SetConfig+0x55e>
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006038:	d205      	bcs.n	8006046 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	b29a      	uxth	r2, r3
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	60da      	str	r2, [r3, #12]
 8006044:	e002      	b.n	800604c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	2201      	movs	r2, #1
 8006050:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2201      	movs	r2, #1
 8006058:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	2200      	movs	r2, #0
 8006060:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	2200      	movs	r2, #0
 8006066:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006068:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800606c:	4618      	mov	r0, r3
 800606e:	3730      	adds	r7, #48	@ 0x30
 8006070:	46bd      	mov	sp, r7
 8006072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006076:	bf00      	nop
 8006078:	08008618 	.word	0x08008618
 800607c:	00f42400 	.word	0x00f42400

08006080 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	f003 0308 	and.w	r3, r3, #8
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00a      	beq.n	80060ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f2:	f003 0304 	and.w	r3, r3, #4
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	430a      	orrs	r2, r1
 800610e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006114:	f003 0310 	and.w	r3, r3, #16
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00a      	beq.n	8006132 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800615c:	2b00      	cmp	r3, #0
 800615e:	d01a      	beq.n	8006196 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800617e:	d10a      	bne.n	8006196 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00a      	beq.n	80061b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	430a      	orrs	r2, r1
 80061b6:	605a      	str	r2, [r3, #4]
  }
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b098      	sub	sp, #96	@ 0x60
 80061c8:	af02      	add	r7, sp, #8
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061d4:	f7fb fccc 	bl	8001b70 <HAL_GetTick>
 80061d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d12f      	bne.n	8006248 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061f0:	2200      	movs	r2, #0
 80061f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f88e 	bl	8006318 <UART_WaitOnFlagUntilTimeout>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d022      	beq.n	8006248 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800620a:	e853 3f00 	ldrex	r3, [r3]
 800620e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006216:	653b      	str	r3, [r7, #80]	@ 0x50
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	461a      	mov	r2, r3
 800621e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006220:	647b      	str	r3, [r7, #68]	@ 0x44
 8006222:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006224:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006226:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006228:	e841 2300 	strex	r3, r2, [r1]
 800622c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800622e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1e6      	bne.n	8006202 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2220      	movs	r2, #32
 8006238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e063      	b.n	8006310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b04      	cmp	r3, #4
 8006254:	d149      	bne.n	80062ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006256:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800625e:	2200      	movs	r2, #0
 8006260:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f857 	bl	8006318 <UART_WaitOnFlagUntilTimeout>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d03c      	beq.n	80062ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	623b      	str	r3, [r7, #32]
   return(result);
 800627e:	6a3b      	ldr	r3, [r7, #32]
 8006280:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006284:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800628e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006290:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006296:	e841 2300 	strex	r3, r2, [r1]
 800629a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800629c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1e6      	bne.n	8006270 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3308      	adds	r3, #8
 80062a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f023 0301 	bic.w	r3, r3, #1
 80062b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3308      	adds	r3, #8
 80062c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062c2:	61fa      	str	r2, [r7, #28]
 80062c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c6:	69b9      	ldr	r1, [r7, #24]
 80062c8:	69fa      	ldr	r2, [r7, #28]
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	617b      	str	r3, [r7, #20]
   return(result);
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1e5      	bne.n	80062a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2220      	movs	r2, #32
 80062da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e012      	b.n	8006310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3758      	adds	r7, #88	@ 0x58
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	603b      	str	r3, [r7, #0]
 8006324:	4613      	mov	r3, r2
 8006326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006328:	e04f      	b.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006330:	d04b      	beq.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006332:	f7fb fc1d 	bl	8001b70 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	429a      	cmp	r2, r3
 8006340:	d302      	bcc.n	8006348 <UART_WaitOnFlagUntilTimeout+0x30>
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d101      	bne.n	800634c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e04e      	b.n	80063ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0304 	and.w	r3, r3, #4
 8006356:	2b00      	cmp	r3, #0
 8006358:	d037      	beq.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	2b80      	cmp	r3, #128	@ 0x80
 800635e:	d034      	beq.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2b40      	cmp	r3, #64	@ 0x40
 8006364:	d031      	beq.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69db      	ldr	r3, [r3, #28]
 800636c:	f003 0308 	and.w	r3, r3, #8
 8006370:	2b08      	cmp	r3, #8
 8006372:	d110      	bne.n	8006396 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2208      	movs	r2, #8
 800637a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 f95b 	bl	8006638 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2208      	movs	r2, #8
 8006386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e029      	b.n	80063ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063a4:	d111      	bne.n	80063ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 f941 	bl	8006638 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e00f      	b.n	80063ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	69da      	ldr	r2, [r3, #28]
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4013      	ands	r3, r2
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	bf0c      	ite	eq
 80063da:	2301      	moveq	r3, #1
 80063dc:	2300      	movne	r3, #0
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	461a      	mov	r2, r3
 80063e2:	79fb      	ldrb	r3, [r7, #7]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d0a0      	beq.n	800632a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b0a3      	sub	sp, #140	@ 0x8c
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	4613      	mov	r3, r2
 8006400:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	68ba      	ldr	r2, [r7, #8]
 8006406:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	88fa      	ldrh	r2, [r7, #6]
 800640c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	88fa      	ldrh	r2, [r7, #6]
 8006414:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006426:	d10e      	bne.n	8006446 <UART_Start_Receive_IT+0x52>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d105      	bne.n	800643c <UART_Start_Receive_IT+0x48>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006436:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800643a:	e02d      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	22ff      	movs	r2, #255	@ 0xff
 8006440:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006444:	e028      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10d      	bne.n	800646a <UART_Start_Receive_IT+0x76>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d104      	bne.n	8006460 <UART_Start_Receive_IT+0x6c>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	22ff      	movs	r2, #255	@ 0xff
 800645a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800645e:	e01b      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	227f      	movs	r2, #127	@ 0x7f
 8006464:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006468:	e016      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006472:	d10d      	bne.n	8006490 <UART_Start_Receive_IT+0x9c>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d104      	bne.n	8006486 <UART_Start_Receive_IT+0x92>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	227f      	movs	r2, #127	@ 0x7f
 8006480:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006484:	e008      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	223f      	movs	r2, #63	@ 0x3f
 800648a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800648e:	e003      	b.n	8006498 <UART_Start_Receive_IT+0xa4>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2222      	movs	r2, #34	@ 0x22
 80064a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3308      	adds	r3, #8
 80064ae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80064b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064ba:	f043 0301 	orr.w	r3, r3, #1
 80064be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3308      	adds	r3, #8
 80064c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80064cc:	673a      	str	r2, [r7, #112]	@ 0x70
 80064ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80064d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80064d4:	e841 2300 	strex	r3, r2, [r1]
 80064d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80064da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e3      	bne.n	80064a8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064e8:	d14f      	bne.n	800658a <UART_Start_Receive_IT+0x196>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064f0:	88fa      	ldrh	r2, [r7, #6]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d349      	bcc.n	800658a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064fe:	d107      	bne.n	8006510 <UART_Start_Receive_IT+0x11c>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d103      	bne.n	8006510 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	4a47      	ldr	r2, [pc, #284]	@ (8006628 <UART_Start_Receive_IT+0x234>)
 800650c:	675a      	str	r2, [r3, #116]	@ 0x74
 800650e:	e002      	b.n	8006516 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	4a46      	ldr	r2, [pc, #280]	@ (800662c <UART_Start_Receive_IT+0x238>)
 8006514:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d01a      	beq.n	8006554 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800652c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800652e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006532:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006540:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006542:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006544:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006546:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006548:	e841 2300 	strex	r3, r2, [r1]
 800654c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800654e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1e4      	bne.n	800651e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	3308      	adds	r3, #8
 800655a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800655e:	e853 3f00 	ldrex	r3, [r3]
 8006562:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800656a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	3308      	adds	r3, #8
 8006572:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006574:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006576:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006578:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800657a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800657c:	e841 2300 	strex	r3, r2, [r1]
 8006580:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1e5      	bne.n	8006554 <UART_Start_Receive_IT+0x160>
 8006588:	e046      	b.n	8006618 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006592:	d107      	bne.n	80065a4 <UART_Start_Receive_IT+0x1b0>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d103      	bne.n	80065a4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	4a24      	ldr	r2, [pc, #144]	@ (8006630 <UART_Start_Receive_IT+0x23c>)
 80065a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80065a2:	e002      	b.n	80065aa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	4a23      	ldr	r2, [pc, #140]	@ (8006634 <UART_Start_Receive_IT+0x240>)
 80065a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d019      	beq.n	80065e6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	e853 3f00 	ldrex	r3, [r3]
 80065be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80065c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	461a      	mov	r2, r3
 80065ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80065d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80065d8:	e841 2300 	strex	r3, r2, [r1]
 80065dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80065de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e6      	bne.n	80065b2 <UART_Start_Receive_IT+0x1be>
 80065e4:	e018      	b.n	8006618 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	e853 3f00 	ldrex	r3, [r3]
 80065f2:	613b      	str	r3, [r7, #16]
   return(result);
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	f043 0320 	orr.w	r3, r3, #32
 80065fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	461a      	mov	r2, r3
 8006602:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006604:	623b      	str	r3, [r7, #32]
 8006606:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	69f9      	ldr	r1, [r7, #28]
 800660a:	6a3a      	ldr	r2, [r7, #32]
 800660c:	e841 2300 	strex	r3, r2, [r1]
 8006610:	61bb      	str	r3, [r7, #24]
   return(result);
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1e6      	bne.n	80065e6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	378c      	adds	r7, #140	@ 0x8c
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	08006e55 	.word	0x08006e55
 800662c:	08006af1 	.word	0x08006af1
 8006630:	08006939 	.word	0x08006939
 8006634:	08006781 	.word	0x08006781

08006638 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006638:	b480      	push	{r7}
 800663a:	b095      	sub	sp, #84	@ 0x54
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006650:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006654:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800665e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006660:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006664:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e6      	bne.n	8006640 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	3308      	adds	r3, #8
 8006678:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	e853 3f00 	ldrex	r3, [r3]
 8006680:	61fb      	str	r3, [r7, #28]
   return(result);
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006688:	f023 0301 	bic.w	r3, r3, #1
 800668c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	3308      	adds	r3, #8
 8006694:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006696:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006698:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800669c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800669e:	e841 2300 	strex	r3, r2, [r1]
 80066a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1e3      	bne.n	8006672 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d118      	bne.n	80066e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	60bb      	str	r3, [r7, #8]
   return(result);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f023 0310 	bic.w	r3, r3, #16
 80066c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	461a      	mov	r2, r3
 80066ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066d0:	61bb      	str	r3, [r7, #24]
 80066d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6979      	ldr	r1, [r7, #20]
 80066d6:	69ba      	ldr	r2, [r7, #24]
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	613b      	str	r3, [r7, #16]
   return(result);
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e6      	bne.n	80066b2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80066f8:	bf00      	nop
 80066fa:	3754      	adds	r7, #84	@ 0x54
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006710:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f7ff f9ce 	bl	8005abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006720:	bf00      	nop
 8006722:	3710      	adds	r7, #16
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	60bb      	str	r3, [r7, #8]
   return(result);
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006744:	61fb      	str	r3, [r7, #28]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	461a      	mov	r2, r3
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	61bb      	str	r3, [r7, #24]
 8006750:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006752:	6979      	ldr	r1, [r7, #20]
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	613b      	str	r3, [r7, #16]
   return(result);
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1e6      	bne.n	8006730 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7ff f999 	bl	8005aa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006776:	bf00      	nop
 8006778:	3720      	adds	r7, #32
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
	...

08006780 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b09c      	sub	sp, #112	@ 0x70
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800678e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006798:	2b22      	cmp	r3, #34	@ 0x22
 800679a:	f040 80be 	bne.w	800691a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80067a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80067ac:	b2d9      	uxtb	r1, r3
 80067ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b8:	400a      	ands	r2, r1
 80067ba:	b2d2      	uxtb	r2, r2
 80067bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f040 80a1 	bne.w	800692a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067f0:	e853 3f00 	ldrex	r3, [r3]
 80067f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	461a      	mov	r2, r3
 8006804:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006808:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800680c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800680e:	e841 2300 	strex	r3, r2, [r1]
 8006812:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1e6      	bne.n	80067e8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	3308      	adds	r3, #8
 8006820:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006824:	e853 3f00 	ldrex	r3, [r3]
 8006828:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800682a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682c:	f023 0301 	bic.w	r3, r3, #1
 8006830:	667b      	str	r3, [r7, #100]	@ 0x64
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3308      	adds	r3, #8
 8006838:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800683a:	647a      	str	r2, [r7, #68]	@ 0x44
 800683c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006840:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006842:	e841 2300 	strex	r3, r2, [r1]
 8006846:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1e5      	bne.n	800681a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a33      	ldr	r2, [pc, #204]	@ (8006934 <UART_RxISR_8BIT+0x1b4>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d01f      	beq.n	80068ac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d018      	beq.n	80068ac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	623b      	str	r3, [r7, #32]
   return(result);
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800688e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006898:	633b      	str	r3, [r7, #48]	@ 0x30
 800689a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800689e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e6      	bne.n	800687a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d12e      	bne.n	8006912 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0310 	bic.w	r3, r3, #16
 80068ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068d8:	61fb      	str	r3, [r7, #28]
 80068da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	69b9      	ldr	r1, [r7, #24]
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	617b      	str	r3, [r7, #20]
   return(result);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e6      	bne.n	80068ba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	69db      	ldr	r3, [r3, #28]
 80068f2:	f003 0310 	and.w	r3, r3, #16
 80068f6:	2b10      	cmp	r3, #16
 80068f8:	d103      	bne.n	8006902 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2210      	movs	r2, #16
 8006900:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7ff f8e0 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006910:	e00b      	b.n	800692a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7fa fa52 	bl	8000dbc <HAL_UART_RxCpltCallback>
}
 8006918:	e007      	b.n	800692a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	699a      	ldr	r2, [r3, #24]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0208 	orr.w	r2, r2, #8
 8006928:	619a      	str	r2, [r3, #24]
}
 800692a:	bf00      	nop
 800692c:	3770      	adds	r7, #112	@ 0x70
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	40008000 	.word	0x40008000

08006938 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b09c      	sub	sp, #112	@ 0x70
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006946:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006950:	2b22      	cmp	r3, #34	@ 0x22
 8006952:	f040 80be 	bne.w	8006ad2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006964:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006966:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800696a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800696e:	4013      	ands	r3, r2
 8006970:	b29a      	uxth	r2, r3
 8006972:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006974:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800697a:	1c9a      	adds	r2, r3, #2
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006986:	b29b      	uxth	r3, r3
 8006988:	3b01      	subs	r3, #1
 800698a:	b29a      	uxth	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006998:	b29b      	uxth	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	f040 80a1 	bne.w	8006ae2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069a8:	e853 3f00 	ldrex	r3, [r3]
 80069ac:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80069ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	461a      	mov	r2, r3
 80069bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069be:	657b      	str	r3, [r7, #84]	@ 0x54
 80069c0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80069cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1e6      	bne.n	80069a0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3308      	adds	r3, #8
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069dc:	e853 3f00 	ldrex	r3, [r3]
 80069e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	f023 0301 	bic.w	r3, r3, #1
 80069e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	3308      	adds	r3, #8
 80069f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80069f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80069f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1e5      	bne.n	80069d2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a33      	ldr	r2, [pc, #204]	@ (8006aec <UART_RxISR_16BIT+0x1b4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d01f      	beq.n	8006a64 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d018      	beq.n	8006a64 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	e853 3f00 	ldrex	r3, [r3]
 8006a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a52:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a58:	e841 2300 	strex	r3, r2, [r1]
 8006a5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e6      	bne.n	8006a32 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d12e      	bne.n	8006aca <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	e853 3f00 	ldrex	r3, [r3]
 8006a7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	f023 0310 	bic.w	r3, r3, #16
 8006a86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a90:	61bb      	str	r3, [r7, #24]
 8006a92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a94:	6979      	ldr	r1, [r7, #20]
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	e841 2300 	strex	r3, r2, [r1]
 8006a9c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1e6      	bne.n	8006a72 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	f003 0310 	and.w	r3, r3, #16
 8006aae:	2b10      	cmp	r3, #16
 8006ab0:	d103      	bne.n	8006aba <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2210      	movs	r2, #16
 8006ab8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff f804 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ac8:	e00b      	b.n	8006ae2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f7fa f976 	bl	8000dbc <HAL_UART_RxCpltCallback>
}
 8006ad0:	e007      	b.n	8006ae2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	699a      	ldr	r2, [r3, #24]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f042 0208 	orr.w	r2, r2, #8
 8006ae0:	619a      	str	r2, [r3, #24]
}
 8006ae2:	bf00      	nop
 8006ae4:	3770      	adds	r7, #112	@ 0x70
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	40008000 	.word	0x40008000

08006af0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b0ac      	sub	sp, #176	@ 0xb0
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006afe:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b26:	2b22      	cmp	r3, #34	@ 0x22
 8006b28:	f040 8183 	bne.w	8006e32 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006b32:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b36:	e126      	b.n	8006d86 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006b42:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006b46:	b2d9      	uxtb	r1, r3
 8006b48:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b52:	400a      	ands	r2, r1
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006b7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d053      	beq.n	8006c32 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d011      	beq.n	8006bba <UART_RxISR_8BIT_FIFOEN+0xca>
 8006b96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00b      	beq.n	8006bba <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb0:	f043 0201 	orr.w	r2, r3, #1
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bbe:	f003 0302 	and.w	r3, r3, #2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d011      	beq.n	8006bea <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006bc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00b      	beq.n	8006bea <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be0:	f043 0204 	orr.w	r2, r3, #4
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bee:	f003 0304 	and.w	r3, r3, #4
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d011      	beq.n	8006c1a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00b      	beq.n	8006c1a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2204      	movs	r2, #4
 8006c08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c10:	f043 0202 	orr.w	r2, r3, #2
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d006      	beq.n	8006c32 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7fe ff49 	bl	8005abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f040 80a3 	bne.w	8006d86 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c48:	e853 3f00 	ldrex	r3, [r3]
 8006c4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006c4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c64:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c66:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006c68:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006c6a:	e841 2300 	strex	r3, r2, [r1]
 8006c6e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006c70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1e4      	bne.n	8006c40 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	3308      	adds	r3, #8
 8006c7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c80:	e853 3f00 	ldrex	r3, [r3]
 8006c84:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006c86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c8c:	f023 0301 	bic.w	r3, r3, #1
 8006c90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3308      	adds	r3, #8
 8006c9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006c9e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006ca0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006ca4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006cac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1e1      	bne.n	8006c76 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a60      	ldr	r2, [pc, #384]	@ (8006e4c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d021      	beq.n	8006d14 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d01a      	beq.n	8006d14 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ce6:	e853 3f00 	ldrex	r3, [r3]
 8006cea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d00:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d02:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006d06:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e4      	bne.n	8006cde <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d130      	bne.n	8006d7e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d2a:	e853 3f00 	ldrex	r3, [r3]
 8006d2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	f023 0310 	bic.w	r3, r3, #16
 8006d36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d44:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d46:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e4      	bne.n	8006d22 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	69db      	ldr	r3, [r3, #28]
 8006d5e:	f003 0310 	and.w	r3, r3, #16
 8006d62:	2b10      	cmp	r3, #16
 8006d64:	d103      	bne.n	8006d6e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2210      	movs	r2, #16
 8006d6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d74:	4619      	mov	r1, r3
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f7fe feaa 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006d7c:	e00e      	b.n	8006d9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7fa f81c 	bl	8000dbc <HAL_UART_RxCpltCallback>
        break;
 8006d84:	e00a      	b.n	8006d9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006d86:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d006      	beq.n	8006d9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d92:	f003 0320 	and.w	r3, r3, #32
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f47f aece 	bne.w	8006b38 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006da2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006da6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d049      	beq.n	8006e42 <UART_RxISR_8BIT_FIFOEN+0x352>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006db4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d242      	bcs.n	8006e42 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	3308      	adds	r3, #8
 8006dc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	e853 3f00 	ldrex	r3, [r3]
 8006dca:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3308      	adds	r3, #8
 8006ddc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006de0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e3      	bne.n	8006dbc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a16      	ldr	r2, [pc, #88]	@ (8006e50 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006df8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	e853 3f00 	ldrex	r3, [r3]
 8006e06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	f043 0320 	orr.w	r3, r3, #32
 8006e0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e1c:	61bb      	str	r3, [r7, #24]
 8006e1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e20:	6979      	ldr	r1, [r7, #20]
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	e841 2300 	strex	r3, r2, [r1]
 8006e28:	613b      	str	r3, [r7, #16]
   return(result);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d1e4      	bne.n	8006dfa <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e30:	e007      	b.n	8006e42 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	699a      	ldr	r2, [r3, #24]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f042 0208 	orr.w	r2, r2, #8
 8006e40:	619a      	str	r2, [r3, #24]
}
 8006e42:	bf00      	nop
 8006e44:	37b0      	adds	r7, #176	@ 0xb0
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40008000 	.word	0x40008000
 8006e50:	08006781 	.word	0x08006781

08006e54 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b0ae      	sub	sp, #184	@ 0xb8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006e62:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69db      	ldr	r3, [r3, #28]
 8006e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e8a:	2b22      	cmp	r3, #34	@ 0x22
 8006e8c:	f040 8187 	bne.w	800719e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e96:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006e9a:	e12a      	b.n	80070f2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006eae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006eb2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ebe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec4:	1c9a      	adds	r2, r3, #2
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	b29a      	uxth	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	69db      	ldr	r3, [r3, #28]
 8006ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006ee6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006eea:	f003 0307 	and.w	r3, r3, #7
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d053      	beq.n	8006f9a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d011      	beq.n	8006f22 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006efe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00b      	beq.n	8006f22 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f18:	f043 0201 	orr.w	r2, r3, #1
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d011      	beq.n	8006f52 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006f2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00b      	beq.n	8006f52 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f48:	f043 0204 	orr.w	r2, r3, #4
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f56:	f003 0304 	and.w	r3, r3, #4
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d011      	beq.n	8006f82 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006f5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00b      	beq.n	8006f82 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2204      	movs	r2, #4
 8006f70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f78:	f043 0202 	orr.w	r2, r3, #2
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d006      	beq.n	8006f9a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7fe fd95 	bl	8005abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f040 80a5 	bne.w	80070f2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fb0:	e853 3f00 	ldrex	r3, [r3]
 8006fb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fce:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fd6:	e841 2300 	strex	r3, r2, [r1]
 8006fda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1e2      	bne.n	8006fa8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	3308      	adds	r3, #8
 8006fe8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fec:	e853 3f00 	ldrex	r3, [r3]
 8006ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ff2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ff4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ff8:	f023 0301 	bic.w	r3, r3, #1
 8006ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3308      	adds	r3, #8
 8007006:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800700a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800700c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007010:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007012:	e841 2300 	strex	r3, r2, [r1]
 8007016:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1e1      	bne.n	8006fe2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a60      	ldr	r2, [pc, #384]	@ (80071b8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d021      	beq.n	8007080 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007046:	2b00      	cmp	r3, #0
 8007048:	d01a      	beq.n	8007080 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007052:	e853 3f00 	ldrex	r3, [r3]
 8007056:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800705a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800705e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800706c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800706e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007070:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007072:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007074:	e841 2300 	strex	r3, r2, [r1]
 8007078:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800707a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800707c:	2b00      	cmp	r3, #0
 800707e:	d1e4      	bne.n	800704a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007084:	2b01      	cmp	r3, #1
 8007086:	d130      	bne.n	80070ea <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007096:	e853 3f00 	ldrex	r3, [r3]
 800709a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800709c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709e:	f023 0310 	bic.w	r3, r3, #16
 80070a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	461a      	mov	r2, r3
 80070ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80070b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80070b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e4      	bne.n	800708e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	f003 0310 	and.w	r3, r3, #16
 80070ce:	2b10      	cmp	r3, #16
 80070d0:	d103      	bne.n	80070da <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2210      	movs	r2, #16
 80070d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070e0:	4619      	mov	r1, r3
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7fe fcf4 	bl	8005ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80070e8:	e00e      	b.n	8007108 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f7f9 fe66 	bl	8000dbc <HAL_UART_RxCpltCallback>
        break;
 80070f0:	e00a      	b.n	8007108 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80070f2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d006      	beq.n	8007108 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80070fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	f47f aeca 	bne.w	8006e9c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800710e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007112:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007116:	2b00      	cmp	r3, #0
 8007118:	d049      	beq.n	80071ae <UART_RxISR_16BIT_FIFOEN+0x35a>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007120:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007124:	429a      	cmp	r2, r3
 8007126:	d242      	bcs.n	80071ae <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	3308      	adds	r3, #8
 800712e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007132:	e853 3f00 	ldrex	r3, [r3]
 8007136:	623b      	str	r3, [r7, #32]
   return(result);
 8007138:	6a3b      	ldr	r3, [r7, #32]
 800713a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800713e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3308      	adds	r3, #8
 8007148:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800714c:	633a      	str	r2, [r7, #48]	@ 0x30
 800714e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800715a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e3      	bne.n	8007128 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a16      	ldr	r2, [pc, #88]	@ (80071bc <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007164:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	e853 3f00 	ldrex	r3, [r3]
 8007172:	60fb      	str	r3, [r7, #12]
   return(result);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f043 0320 	orr.w	r3, r3, #32
 800717a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007188:	61fb      	str	r3, [r7, #28]
 800718a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718c:	69b9      	ldr	r1, [r7, #24]
 800718e:	69fa      	ldr	r2, [r7, #28]
 8007190:	e841 2300 	strex	r3, r2, [r1]
 8007194:	617b      	str	r3, [r7, #20]
   return(result);
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1e4      	bne.n	8007166 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800719c:	e007      	b.n	80071ae <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	699a      	ldr	r2, [r3, #24]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f042 0208 	orr.w	r2, r2, #8
 80071ac:	619a      	str	r2, [r3, #24]
}
 80071ae:	bf00      	nop
 80071b0:	37b8      	adds	r7, #184	@ 0xb8
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40008000 	.word	0x40008000
 80071bc:	08006939 	.word	0x08006939

080071c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800720a:	2b01      	cmp	r3, #1
 800720c:	d101      	bne.n	8007212 <HAL_UARTEx_DisableFifoMode+0x16>
 800720e:	2302      	movs	r3, #2
 8007210:	e027      	b.n	8007262 <HAL_UARTEx_DisableFifoMode+0x66>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2224      	movs	r2, #36	@ 0x24
 800721e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 0201 	bic.w	r2, r2, #1
 8007238:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007240:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2220      	movs	r2, #32
 8007254:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3714      	adds	r7, #20
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b084      	sub	sp, #16
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
 8007276:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800727e:	2b01      	cmp	r3, #1
 8007280:	d101      	bne.n	8007286 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007282:	2302      	movs	r3, #2
 8007284:	e02d      	b.n	80072e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2224      	movs	r2, #36	@ 0x24
 8007292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 0201 	bic.w	r2, r2, #1
 80072ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	430a      	orrs	r2, r1
 80072c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f850 	bl	8007368 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b084      	sub	sp, #16
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
 80072f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80072fe:	2302      	movs	r3, #2
 8007300:	e02d      	b.n	800735e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2224      	movs	r2, #36	@ 0x24
 800730e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0201 	bic.w	r2, r2, #1
 8007328:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	430a      	orrs	r2, r1
 800733c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f812 	bl	8007368 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
	...

08007368 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007374:	2b00      	cmp	r3, #0
 8007376:	d108      	bne.n	800738a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007388:	e031      	b.n	80073ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800738a:	2308      	movs	r3, #8
 800738c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800738e:	2308      	movs	r3, #8
 8007390:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	0e5b      	lsrs	r3, r3, #25
 800739a:	b2db      	uxtb	r3, r3
 800739c:	f003 0307 	and.w	r3, r3, #7
 80073a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	0f5b      	lsrs	r3, r3, #29
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	f003 0307 	and.w	r3, r3, #7
 80073b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073b2:	7bbb      	ldrb	r3, [r7, #14]
 80073b4:	7b3a      	ldrb	r2, [r7, #12]
 80073b6:	4911      	ldr	r1, [pc, #68]	@ (80073fc <UARTEx_SetNbDataToProcess+0x94>)
 80073b8:	5c8a      	ldrb	r2, [r1, r2]
 80073ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80073be:	7b3a      	ldrb	r2, [r7, #12]
 80073c0:	490f      	ldr	r1, [pc, #60]	@ (8007400 <UARTEx_SetNbDataToProcess+0x98>)
 80073c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	7b7a      	ldrb	r2, [r7, #13]
 80073d4:	4909      	ldr	r1, [pc, #36]	@ (80073fc <UARTEx_SetNbDataToProcess+0x94>)
 80073d6:	5c8a      	ldrb	r2, [r1, r2]
 80073d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80073dc:	7b7a      	ldrb	r2, [r7, #13]
 80073de:	4908      	ldr	r1, [pc, #32]	@ (8007400 <UARTEx_SetNbDataToProcess+0x98>)
 80073e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80073ee:	bf00      	nop
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	08008630 	.word	0x08008630
 8007400:	08008638 	.word	0x08008638

08007404 <_strtol_l.constprop.0>:
 8007404:	2b24      	cmp	r3, #36	@ 0x24
 8007406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800740a:	4686      	mov	lr, r0
 800740c:	4690      	mov	r8, r2
 800740e:	d801      	bhi.n	8007414 <_strtol_l.constprop.0+0x10>
 8007410:	2b01      	cmp	r3, #1
 8007412:	d106      	bne.n	8007422 <_strtol_l.constprop.0+0x1e>
 8007414:	f000 f9f2 	bl	80077fc <__errno>
 8007418:	2316      	movs	r3, #22
 800741a:	6003      	str	r3, [r0, #0]
 800741c:	2000      	movs	r0, #0
 800741e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007422:	4834      	ldr	r0, [pc, #208]	@ (80074f4 <_strtol_l.constprop.0+0xf0>)
 8007424:	460d      	mov	r5, r1
 8007426:	462a      	mov	r2, r5
 8007428:	f815 4b01 	ldrb.w	r4, [r5], #1
 800742c:	5d06      	ldrb	r6, [r0, r4]
 800742e:	f016 0608 	ands.w	r6, r6, #8
 8007432:	d1f8      	bne.n	8007426 <_strtol_l.constprop.0+0x22>
 8007434:	2c2d      	cmp	r4, #45	@ 0x2d
 8007436:	d12d      	bne.n	8007494 <_strtol_l.constprop.0+0x90>
 8007438:	782c      	ldrb	r4, [r5, #0]
 800743a:	2601      	movs	r6, #1
 800743c:	1c95      	adds	r5, r2, #2
 800743e:	f033 0210 	bics.w	r2, r3, #16
 8007442:	d109      	bne.n	8007458 <_strtol_l.constprop.0+0x54>
 8007444:	2c30      	cmp	r4, #48	@ 0x30
 8007446:	d12a      	bne.n	800749e <_strtol_l.constprop.0+0x9a>
 8007448:	782a      	ldrb	r2, [r5, #0]
 800744a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800744e:	2a58      	cmp	r2, #88	@ 0x58
 8007450:	d125      	bne.n	800749e <_strtol_l.constprop.0+0x9a>
 8007452:	786c      	ldrb	r4, [r5, #1]
 8007454:	2310      	movs	r3, #16
 8007456:	3502      	adds	r5, #2
 8007458:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800745c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007460:	2200      	movs	r2, #0
 8007462:	fbbc f9f3 	udiv	r9, ip, r3
 8007466:	4610      	mov	r0, r2
 8007468:	fb03 ca19 	mls	sl, r3, r9, ip
 800746c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007470:	2f09      	cmp	r7, #9
 8007472:	d81b      	bhi.n	80074ac <_strtol_l.constprop.0+0xa8>
 8007474:	463c      	mov	r4, r7
 8007476:	42a3      	cmp	r3, r4
 8007478:	dd27      	ble.n	80074ca <_strtol_l.constprop.0+0xc6>
 800747a:	1c57      	adds	r7, r2, #1
 800747c:	d007      	beq.n	800748e <_strtol_l.constprop.0+0x8a>
 800747e:	4581      	cmp	r9, r0
 8007480:	d320      	bcc.n	80074c4 <_strtol_l.constprop.0+0xc0>
 8007482:	d101      	bne.n	8007488 <_strtol_l.constprop.0+0x84>
 8007484:	45a2      	cmp	sl, r4
 8007486:	db1d      	blt.n	80074c4 <_strtol_l.constprop.0+0xc0>
 8007488:	fb00 4003 	mla	r0, r0, r3, r4
 800748c:	2201      	movs	r2, #1
 800748e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007492:	e7eb      	b.n	800746c <_strtol_l.constprop.0+0x68>
 8007494:	2c2b      	cmp	r4, #43	@ 0x2b
 8007496:	bf04      	itt	eq
 8007498:	782c      	ldrbeq	r4, [r5, #0]
 800749a:	1c95      	addeq	r5, r2, #2
 800749c:	e7cf      	b.n	800743e <_strtol_l.constprop.0+0x3a>
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1da      	bne.n	8007458 <_strtol_l.constprop.0+0x54>
 80074a2:	2c30      	cmp	r4, #48	@ 0x30
 80074a4:	bf0c      	ite	eq
 80074a6:	2308      	moveq	r3, #8
 80074a8:	230a      	movne	r3, #10
 80074aa:	e7d5      	b.n	8007458 <_strtol_l.constprop.0+0x54>
 80074ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80074b0:	2f19      	cmp	r7, #25
 80074b2:	d801      	bhi.n	80074b8 <_strtol_l.constprop.0+0xb4>
 80074b4:	3c37      	subs	r4, #55	@ 0x37
 80074b6:	e7de      	b.n	8007476 <_strtol_l.constprop.0+0x72>
 80074b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80074bc:	2f19      	cmp	r7, #25
 80074be:	d804      	bhi.n	80074ca <_strtol_l.constprop.0+0xc6>
 80074c0:	3c57      	subs	r4, #87	@ 0x57
 80074c2:	e7d8      	b.n	8007476 <_strtol_l.constprop.0+0x72>
 80074c4:	f04f 32ff 	mov.w	r2, #4294967295
 80074c8:	e7e1      	b.n	800748e <_strtol_l.constprop.0+0x8a>
 80074ca:	1c53      	adds	r3, r2, #1
 80074cc:	d108      	bne.n	80074e0 <_strtol_l.constprop.0+0xdc>
 80074ce:	2322      	movs	r3, #34	@ 0x22
 80074d0:	f8ce 3000 	str.w	r3, [lr]
 80074d4:	4660      	mov	r0, ip
 80074d6:	f1b8 0f00 	cmp.w	r8, #0
 80074da:	d0a0      	beq.n	800741e <_strtol_l.constprop.0+0x1a>
 80074dc:	1e69      	subs	r1, r5, #1
 80074de:	e006      	b.n	80074ee <_strtol_l.constprop.0+0xea>
 80074e0:	b106      	cbz	r6, 80074e4 <_strtol_l.constprop.0+0xe0>
 80074e2:	4240      	negs	r0, r0
 80074e4:	f1b8 0f00 	cmp.w	r8, #0
 80074e8:	d099      	beq.n	800741e <_strtol_l.constprop.0+0x1a>
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	d1f6      	bne.n	80074dc <_strtol_l.constprop.0+0xd8>
 80074ee:	f8c8 1000 	str.w	r1, [r8]
 80074f2:	e794      	b.n	800741e <_strtol_l.constprop.0+0x1a>
 80074f4:	08008641 	.word	0x08008641

080074f8 <strtol>:
 80074f8:	4613      	mov	r3, r2
 80074fa:	460a      	mov	r2, r1
 80074fc:	4601      	mov	r1, r0
 80074fe:	4802      	ldr	r0, [pc, #8]	@ (8007508 <strtol+0x10>)
 8007500:	6800      	ldr	r0, [r0, #0]
 8007502:	f7ff bf7f 	b.w	8007404 <_strtol_l.constprop.0>
 8007506:	bf00      	nop
 8007508:	20000030 	.word	0x20000030

0800750c <std>:
 800750c:	2300      	movs	r3, #0
 800750e:	b510      	push	{r4, lr}
 8007510:	4604      	mov	r4, r0
 8007512:	e9c0 3300 	strd	r3, r3, [r0]
 8007516:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800751a:	6083      	str	r3, [r0, #8]
 800751c:	8181      	strh	r1, [r0, #12]
 800751e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007520:	81c2      	strh	r2, [r0, #14]
 8007522:	6183      	str	r3, [r0, #24]
 8007524:	4619      	mov	r1, r3
 8007526:	2208      	movs	r2, #8
 8007528:	305c      	adds	r0, #92	@ 0x5c
 800752a:	f000 f906 	bl	800773a <memset>
 800752e:	4b0d      	ldr	r3, [pc, #52]	@ (8007564 <std+0x58>)
 8007530:	6263      	str	r3, [r4, #36]	@ 0x24
 8007532:	4b0d      	ldr	r3, [pc, #52]	@ (8007568 <std+0x5c>)
 8007534:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007536:	4b0d      	ldr	r3, [pc, #52]	@ (800756c <std+0x60>)
 8007538:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800753a:	4b0d      	ldr	r3, [pc, #52]	@ (8007570 <std+0x64>)
 800753c:	6323      	str	r3, [r4, #48]	@ 0x30
 800753e:	4b0d      	ldr	r3, [pc, #52]	@ (8007574 <std+0x68>)
 8007540:	6224      	str	r4, [r4, #32]
 8007542:	429c      	cmp	r4, r3
 8007544:	d006      	beq.n	8007554 <std+0x48>
 8007546:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800754a:	4294      	cmp	r4, r2
 800754c:	d002      	beq.n	8007554 <std+0x48>
 800754e:	33d0      	adds	r3, #208	@ 0xd0
 8007550:	429c      	cmp	r4, r3
 8007552:	d105      	bne.n	8007560 <std+0x54>
 8007554:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800755c:	f000 b978 	b.w	8007850 <__retarget_lock_init_recursive>
 8007560:	bd10      	pop	{r4, pc}
 8007562:	bf00      	nop
 8007564:	080076b5 	.word	0x080076b5
 8007568:	080076d7 	.word	0x080076d7
 800756c:	0800770f 	.word	0x0800770f
 8007570:	08007733 	.word	0x08007733
 8007574:	20000348 	.word	0x20000348

08007578 <stdio_exit_handler>:
 8007578:	4a02      	ldr	r2, [pc, #8]	@ (8007584 <stdio_exit_handler+0xc>)
 800757a:	4903      	ldr	r1, [pc, #12]	@ (8007588 <stdio_exit_handler+0x10>)
 800757c:	4803      	ldr	r0, [pc, #12]	@ (800758c <stdio_exit_handler+0x14>)
 800757e:	f000 b869 	b.w	8007654 <_fwalk_sglue>
 8007582:	bf00      	nop
 8007584:	20000024 	.word	0x20000024
 8007588:	080080f1 	.word	0x080080f1
 800758c:	20000034 	.word	0x20000034

08007590 <cleanup_stdio>:
 8007590:	6841      	ldr	r1, [r0, #4]
 8007592:	4b0c      	ldr	r3, [pc, #48]	@ (80075c4 <cleanup_stdio+0x34>)
 8007594:	4299      	cmp	r1, r3
 8007596:	b510      	push	{r4, lr}
 8007598:	4604      	mov	r4, r0
 800759a:	d001      	beq.n	80075a0 <cleanup_stdio+0x10>
 800759c:	f000 fda8 	bl	80080f0 <_fflush_r>
 80075a0:	68a1      	ldr	r1, [r4, #8]
 80075a2:	4b09      	ldr	r3, [pc, #36]	@ (80075c8 <cleanup_stdio+0x38>)
 80075a4:	4299      	cmp	r1, r3
 80075a6:	d002      	beq.n	80075ae <cleanup_stdio+0x1e>
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 fda1 	bl	80080f0 <_fflush_r>
 80075ae:	68e1      	ldr	r1, [r4, #12]
 80075b0:	4b06      	ldr	r3, [pc, #24]	@ (80075cc <cleanup_stdio+0x3c>)
 80075b2:	4299      	cmp	r1, r3
 80075b4:	d004      	beq.n	80075c0 <cleanup_stdio+0x30>
 80075b6:	4620      	mov	r0, r4
 80075b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075bc:	f000 bd98 	b.w	80080f0 <_fflush_r>
 80075c0:	bd10      	pop	{r4, pc}
 80075c2:	bf00      	nop
 80075c4:	20000348 	.word	0x20000348
 80075c8:	200003b0 	.word	0x200003b0
 80075cc:	20000418 	.word	0x20000418

080075d0 <global_stdio_init.part.0>:
 80075d0:	b510      	push	{r4, lr}
 80075d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007600 <global_stdio_init.part.0+0x30>)
 80075d4:	4c0b      	ldr	r4, [pc, #44]	@ (8007604 <global_stdio_init.part.0+0x34>)
 80075d6:	4a0c      	ldr	r2, [pc, #48]	@ (8007608 <global_stdio_init.part.0+0x38>)
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	4620      	mov	r0, r4
 80075dc:	2200      	movs	r2, #0
 80075de:	2104      	movs	r1, #4
 80075e0:	f7ff ff94 	bl	800750c <std>
 80075e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80075e8:	2201      	movs	r2, #1
 80075ea:	2109      	movs	r1, #9
 80075ec:	f7ff ff8e 	bl	800750c <std>
 80075f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80075f4:	2202      	movs	r2, #2
 80075f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075fa:	2112      	movs	r1, #18
 80075fc:	f7ff bf86 	b.w	800750c <std>
 8007600:	20000480 	.word	0x20000480
 8007604:	20000348 	.word	0x20000348
 8007608:	08007579 	.word	0x08007579

0800760c <__sfp_lock_acquire>:
 800760c:	4801      	ldr	r0, [pc, #4]	@ (8007614 <__sfp_lock_acquire+0x8>)
 800760e:	f000 b920 	b.w	8007852 <__retarget_lock_acquire_recursive>
 8007612:	bf00      	nop
 8007614:	20000489 	.word	0x20000489

08007618 <__sfp_lock_release>:
 8007618:	4801      	ldr	r0, [pc, #4]	@ (8007620 <__sfp_lock_release+0x8>)
 800761a:	f000 b91b 	b.w	8007854 <__retarget_lock_release_recursive>
 800761e:	bf00      	nop
 8007620:	20000489 	.word	0x20000489

08007624 <__sinit>:
 8007624:	b510      	push	{r4, lr}
 8007626:	4604      	mov	r4, r0
 8007628:	f7ff fff0 	bl	800760c <__sfp_lock_acquire>
 800762c:	6a23      	ldr	r3, [r4, #32]
 800762e:	b11b      	cbz	r3, 8007638 <__sinit+0x14>
 8007630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007634:	f7ff bff0 	b.w	8007618 <__sfp_lock_release>
 8007638:	4b04      	ldr	r3, [pc, #16]	@ (800764c <__sinit+0x28>)
 800763a:	6223      	str	r3, [r4, #32]
 800763c:	4b04      	ldr	r3, [pc, #16]	@ (8007650 <__sinit+0x2c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1f5      	bne.n	8007630 <__sinit+0xc>
 8007644:	f7ff ffc4 	bl	80075d0 <global_stdio_init.part.0>
 8007648:	e7f2      	b.n	8007630 <__sinit+0xc>
 800764a:	bf00      	nop
 800764c:	08007591 	.word	0x08007591
 8007650:	20000480 	.word	0x20000480

08007654 <_fwalk_sglue>:
 8007654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007658:	4607      	mov	r7, r0
 800765a:	4688      	mov	r8, r1
 800765c:	4614      	mov	r4, r2
 800765e:	2600      	movs	r6, #0
 8007660:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007664:	f1b9 0901 	subs.w	r9, r9, #1
 8007668:	d505      	bpl.n	8007676 <_fwalk_sglue+0x22>
 800766a:	6824      	ldr	r4, [r4, #0]
 800766c:	2c00      	cmp	r4, #0
 800766e:	d1f7      	bne.n	8007660 <_fwalk_sglue+0xc>
 8007670:	4630      	mov	r0, r6
 8007672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007676:	89ab      	ldrh	r3, [r5, #12]
 8007678:	2b01      	cmp	r3, #1
 800767a:	d907      	bls.n	800768c <_fwalk_sglue+0x38>
 800767c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007680:	3301      	adds	r3, #1
 8007682:	d003      	beq.n	800768c <_fwalk_sglue+0x38>
 8007684:	4629      	mov	r1, r5
 8007686:	4638      	mov	r0, r7
 8007688:	47c0      	blx	r8
 800768a:	4306      	orrs	r6, r0
 800768c:	3568      	adds	r5, #104	@ 0x68
 800768e:	e7e9      	b.n	8007664 <_fwalk_sglue+0x10>

08007690 <iprintf>:
 8007690:	b40f      	push	{r0, r1, r2, r3}
 8007692:	b507      	push	{r0, r1, r2, lr}
 8007694:	4906      	ldr	r1, [pc, #24]	@ (80076b0 <iprintf+0x20>)
 8007696:	ab04      	add	r3, sp, #16
 8007698:	6808      	ldr	r0, [r1, #0]
 800769a:	f853 2b04 	ldr.w	r2, [r3], #4
 800769e:	6881      	ldr	r1, [r0, #8]
 80076a0:	9301      	str	r3, [sp, #4]
 80076a2:	f000 f9fb 	bl	8007a9c <_vfiprintf_r>
 80076a6:	b003      	add	sp, #12
 80076a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80076ac:	b004      	add	sp, #16
 80076ae:	4770      	bx	lr
 80076b0:	20000030 	.word	0x20000030

080076b4 <__sread>:
 80076b4:	b510      	push	{r4, lr}
 80076b6:	460c      	mov	r4, r1
 80076b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076bc:	f000 f87a 	bl	80077b4 <_read_r>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	bfab      	itete	ge
 80076c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80076c6:	89a3      	ldrhlt	r3, [r4, #12]
 80076c8:	181b      	addge	r3, r3, r0
 80076ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80076ce:	bfac      	ite	ge
 80076d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076d2:	81a3      	strhlt	r3, [r4, #12]
 80076d4:	bd10      	pop	{r4, pc}

080076d6 <__swrite>:
 80076d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076da:	461f      	mov	r7, r3
 80076dc:	898b      	ldrh	r3, [r1, #12]
 80076de:	05db      	lsls	r3, r3, #23
 80076e0:	4605      	mov	r5, r0
 80076e2:	460c      	mov	r4, r1
 80076e4:	4616      	mov	r6, r2
 80076e6:	d505      	bpl.n	80076f4 <__swrite+0x1e>
 80076e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ec:	2302      	movs	r3, #2
 80076ee:	2200      	movs	r2, #0
 80076f0:	f000 f84e 	bl	8007790 <_lseek_r>
 80076f4:	89a3      	ldrh	r3, [r4, #12]
 80076f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80076fe:	81a3      	strh	r3, [r4, #12]
 8007700:	4632      	mov	r2, r6
 8007702:	463b      	mov	r3, r7
 8007704:	4628      	mov	r0, r5
 8007706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800770a:	f000 b865 	b.w	80077d8 <_write_r>

0800770e <__sseek>:
 800770e:	b510      	push	{r4, lr}
 8007710:	460c      	mov	r4, r1
 8007712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007716:	f000 f83b 	bl	8007790 <_lseek_r>
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	89a3      	ldrh	r3, [r4, #12]
 800771e:	bf15      	itete	ne
 8007720:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007722:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007726:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800772a:	81a3      	strheq	r3, [r4, #12]
 800772c:	bf18      	it	ne
 800772e:	81a3      	strhne	r3, [r4, #12]
 8007730:	bd10      	pop	{r4, pc}

08007732 <__sclose>:
 8007732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007736:	f000 b81b 	b.w	8007770 <_close_r>

0800773a <memset>:
 800773a:	4402      	add	r2, r0
 800773c:	4603      	mov	r3, r0
 800773e:	4293      	cmp	r3, r2
 8007740:	d100      	bne.n	8007744 <memset+0xa>
 8007742:	4770      	bx	lr
 8007744:	f803 1b01 	strb.w	r1, [r3], #1
 8007748:	e7f9      	b.n	800773e <memset+0x4>

0800774a <strncmp>:
 800774a:	b510      	push	{r4, lr}
 800774c:	b16a      	cbz	r2, 800776a <strncmp+0x20>
 800774e:	3901      	subs	r1, #1
 8007750:	1884      	adds	r4, r0, r2
 8007752:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007756:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800775a:	429a      	cmp	r2, r3
 800775c:	d103      	bne.n	8007766 <strncmp+0x1c>
 800775e:	42a0      	cmp	r0, r4
 8007760:	d001      	beq.n	8007766 <strncmp+0x1c>
 8007762:	2a00      	cmp	r2, #0
 8007764:	d1f5      	bne.n	8007752 <strncmp+0x8>
 8007766:	1ad0      	subs	r0, r2, r3
 8007768:	bd10      	pop	{r4, pc}
 800776a:	4610      	mov	r0, r2
 800776c:	e7fc      	b.n	8007768 <strncmp+0x1e>
	...

08007770 <_close_r>:
 8007770:	b538      	push	{r3, r4, r5, lr}
 8007772:	4d06      	ldr	r5, [pc, #24]	@ (800778c <_close_r+0x1c>)
 8007774:	2300      	movs	r3, #0
 8007776:	4604      	mov	r4, r0
 8007778:	4608      	mov	r0, r1
 800777a:	602b      	str	r3, [r5, #0]
 800777c:	f7f9 fc28 	bl	8000fd0 <_close>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d102      	bne.n	800778a <_close_r+0x1a>
 8007784:	682b      	ldr	r3, [r5, #0]
 8007786:	b103      	cbz	r3, 800778a <_close_r+0x1a>
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	bd38      	pop	{r3, r4, r5, pc}
 800778c:	20000484 	.word	0x20000484

08007790 <_lseek_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4d07      	ldr	r5, [pc, #28]	@ (80077b0 <_lseek_r+0x20>)
 8007794:	4604      	mov	r4, r0
 8007796:	4608      	mov	r0, r1
 8007798:	4611      	mov	r1, r2
 800779a:	2200      	movs	r2, #0
 800779c:	602a      	str	r2, [r5, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	f7f9 fc3d 	bl	800101e <_lseek>
 80077a4:	1c43      	adds	r3, r0, #1
 80077a6:	d102      	bne.n	80077ae <_lseek_r+0x1e>
 80077a8:	682b      	ldr	r3, [r5, #0]
 80077aa:	b103      	cbz	r3, 80077ae <_lseek_r+0x1e>
 80077ac:	6023      	str	r3, [r4, #0]
 80077ae:	bd38      	pop	{r3, r4, r5, pc}
 80077b0:	20000484 	.word	0x20000484

080077b4 <_read_r>:
 80077b4:	b538      	push	{r3, r4, r5, lr}
 80077b6:	4d07      	ldr	r5, [pc, #28]	@ (80077d4 <_read_r+0x20>)
 80077b8:	4604      	mov	r4, r0
 80077ba:	4608      	mov	r0, r1
 80077bc:	4611      	mov	r1, r2
 80077be:	2200      	movs	r2, #0
 80077c0:	602a      	str	r2, [r5, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	f7f9 fbcb 	bl	8000f5e <_read>
 80077c8:	1c43      	adds	r3, r0, #1
 80077ca:	d102      	bne.n	80077d2 <_read_r+0x1e>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	b103      	cbz	r3, 80077d2 <_read_r+0x1e>
 80077d0:	6023      	str	r3, [r4, #0]
 80077d2:	bd38      	pop	{r3, r4, r5, pc}
 80077d4:	20000484 	.word	0x20000484

080077d8 <_write_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4d07      	ldr	r5, [pc, #28]	@ (80077f8 <_write_r+0x20>)
 80077dc:	4604      	mov	r4, r0
 80077de:	4608      	mov	r0, r1
 80077e0:	4611      	mov	r1, r2
 80077e2:	2200      	movs	r2, #0
 80077e4:	602a      	str	r2, [r5, #0]
 80077e6:	461a      	mov	r2, r3
 80077e8:	f7f9 fbd6 	bl	8000f98 <_write>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_write_r+0x1e>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_write_r+0x1e>
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000484 	.word	0x20000484

080077fc <__errno>:
 80077fc:	4b01      	ldr	r3, [pc, #4]	@ (8007804 <__errno+0x8>)
 80077fe:	6818      	ldr	r0, [r3, #0]
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	20000030 	.word	0x20000030

08007808 <__libc_init_array>:
 8007808:	b570      	push	{r4, r5, r6, lr}
 800780a:	4d0d      	ldr	r5, [pc, #52]	@ (8007840 <__libc_init_array+0x38>)
 800780c:	4c0d      	ldr	r4, [pc, #52]	@ (8007844 <__libc_init_array+0x3c>)
 800780e:	1b64      	subs	r4, r4, r5
 8007810:	10a4      	asrs	r4, r4, #2
 8007812:	2600      	movs	r6, #0
 8007814:	42a6      	cmp	r6, r4
 8007816:	d109      	bne.n	800782c <__libc_init_array+0x24>
 8007818:	4d0b      	ldr	r5, [pc, #44]	@ (8007848 <__libc_init_array+0x40>)
 800781a:	4c0c      	ldr	r4, [pc, #48]	@ (800784c <__libc_init_array+0x44>)
 800781c:	f000 fdb8 	bl	8008390 <_init>
 8007820:	1b64      	subs	r4, r4, r5
 8007822:	10a4      	asrs	r4, r4, #2
 8007824:	2600      	movs	r6, #0
 8007826:	42a6      	cmp	r6, r4
 8007828:	d105      	bne.n	8007836 <__libc_init_array+0x2e>
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007830:	4798      	blx	r3
 8007832:	3601      	adds	r6, #1
 8007834:	e7ee      	b.n	8007814 <__libc_init_array+0xc>
 8007836:	f855 3b04 	ldr.w	r3, [r5], #4
 800783a:	4798      	blx	r3
 800783c:	3601      	adds	r6, #1
 800783e:	e7f2      	b.n	8007826 <__libc_init_array+0x1e>
 8007840:	0800877c 	.word	0x0800877c
 8007844:	0800877c 	.word	0x0800877c
 8007848:	0800877c 	.word	0x0800877c
 800784c:	08008780 	.word	0x08008780

08007850 <__retarget_lock_init_recursive>:
 8007850:	4770      	bx	lr

08007852 <__retarget_lock_acquire_recursive>:
 8007852:	4770      	bx	lr

08007854 <__retarget_lock_release_recursive>:
 8007854:	4770      	bx	lr
	...

08007858 <_free_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4605      	mov	r5, r0
 800785c:	2900      	cmp	r1, #0
 800785e:	d041      	beq.n	80078e4 <_free_r+0x8c>
 8007860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007864:	1f0c      	subs	r4, r1, #4
 8007866:	2b00      	cmp	r3, #0
 8007868:	bfb8      	it	lt
 800786a:	18e4      	addlt	r4, r4, r3
 800786c:	f000 f8e0 	bl	8007a30 <__malloc_lock>
 8007870:	4a1d      	ldr	r2, [pc, #116]	@ (80078e8 <_free_r+0x90>)
 8007872:	6813      	ldr	r3, [r2, #0]
 8007874:	b933      	cbnz	r3, 8007884 <_free_r+0x2c>
 8007876:	6063      	str	r3, [r4, #4]
 8007878:	6014      	str	r4, [r2, #0]
 800787a:	4628      	mov	r0, r5
 800787c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007880:	f000 b8dc 	b.w	8007a3c <__malloc_unlock>
 8007884:	42a3      	cmp	r3, r4
 8007886:	d908      	bls.n	800789a <_free_r+0x42>
 8007888:	6820      	ldr	r0, [r4, #0]
 800788a:	1821      	adds	r1, r4, r0
 800788c:	428b      	cmp	r3, r1
 800788e:	bf01      	itttt	eq
 8007890:	6819      	ldreq	r1, [r3, #0]
 8007892:	685b      	ldreq	r3, [r3, #4]
 8007894:	1809      	addeq	r1, r1, r0
 8007896:	6021      	streq	r1, [r4, #0]
 8007898:	e7ed      	b.n	8007876 <_free_r+0x1e>
 800789a:	461a      	mov	r2, r3
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	b10b      	cbz	r3, 80078a4 <_free_r+0x4c>
 80078a0:	42a3      	cmp	r3, r4
 80078a2:	d9fa      	bls.n	800789a <_free_r+0x42>
 80078a4:	6811      	ldr	r1, [r2, #0]
 80078a6:	1850      	adds	r0, r2, r1
 80078a8:	42a0      	cmp	r0, r4
 80078aa:	d10b      	bne.n	80078c4 <_free_r+0x6c>
 80078ac:	6820      	ldr	r0, [r4, #0]
 80078ae:	4401      	add	r1, r0
 80078b0:	1850      	adds	r0, r2, r1
 80078b2:	4283      	cmp	r3, r0
 80078b4:	6011      	str	r1, [r2, #0]
 80078b6:	d1e0      	bne.n	800787a <_free_r+0x22>
 80078b8:	6818      	ldr	r0, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	6053      	str	r3, [r2, #4]
 80078be:	4408      	add	r0, r1
 80078c0:	6010      	str	r0, [r2, #0]
 80078c2:	e7da      	b.n	800787a <_free_r+0x22>
 80078c4:	d902      	bls.n	80078cc <_free_r+0x74>
 80078c6:	230c      	movs	r3, #12
 80078c8:	602b      	str	r3, [r5, #0]
 80078ca:	e7d6      	b.n	800787a <_free_r+0x22>
 80078cc:	6820      	ldr	r0, [r4, #0]
 80078ce:	1821      	adds	r1, r4, r0
 80078d0:	428b      	cmp	r3, r1
 80078d2:	bf04      	itt	eq
 80078d4:	6819      	ldreq	r1, [r3, #0]
 80078d6:	685b      	ldreq	r3, [r3, #4]
 80078d8:	6063      	str	r3, [r4, #4]
 80078da:	bf04      	itt	eq
 80078dc:	1809      	addeq	r1, r1, r0
 80078de:	6021      	streq	r1, [r4, #0]
 80078e0:	6054      	str	r4, [r2, #4]
 80078e2:	e7ca      	b.n	800787a <_free_r+0x22>
 80078e4:	bd38      	pop	{r3, r4, r5, pc}
 80078e6:	bf00      	nop
 80078e8:	20000490 	.word	0x20000490

080078ec <sbrk_aligned>:
 80078ec:	b570      	push	{r4, r5, r6, lr}
 80078ee:	4e0f      	ldr	r6, [pc, #60]	@ (800792c <sbrk_aligned+0x40>)
 80078f0:	460c      	mov	r4, r1
 80078f2:	6831      	ldr	r1, [r6, #0]
 80078f4:	4605      	mov	r5, r0
 80078f6:	b911      	cbnz	r1, 80078fe <sbrk_aligned+0x12>
 80078f8:	f000 fcb6 	bl	8008268 <_sbrk_r>
 80078fc:	6030      	str	r0, [r6, #0]
 80078fe:	4621      	mov	r1, r4
 8007900:	4628      	mov	r0, r5
 8007902:	f000 fcb1 	bl	8008268 <_sbrk_r>
 8007906:	1c43      	adds	r3, r0, #1
 8007908:	d103      	bne.n	8007912 <sbrk_aligned+0x26>
 800790a:	f04f 34ff 	mov.w	r4, #4294967295
 800790e:	4620      	mov	r0, r4
 8007910:	bd70      	pop	{r4, r5, r6, pc}
 8007912:	1cc4      	adds	r4, r0, #3
 8007914:	f024 0403 	bic.w	r4, r4, #3
 8007918:	42a0      	cmp	r0, r4
 800791a:	d0f8      	beq.n	800790e <sbrk_aligned+0x22>
 800791c:	1a21      	subs	r1, r4, r0
 800791e:	4628      	mov	r0, r5
 8007920:	f000 fca2 	bl	8008268 <_sbrk_r>
 8007924:	3001      	adds	r0, #1
 8007926:	d1f2      	bne.n	800790e <sbrk_aligned+0x22>
 8007928:	e7ef      	b.n	800790a <sbrk_aligned+0x1e>
 800792a:	bf00      	nop
 800792c:	2000048c 	.word	0x2000048c

08007930 <_malloc_r>:
 8007930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007934:	1ccd      	adds	r5, r1, #3
 8007936:	f025 0503 	bic.w	r5, r5, #3
 800793a:	3508      	adds	r5, #8
 800793c:	2d0c      	cmp	r5, #12
 800793e:	bf38      	it	cc
 8007940:	250c      	movcc	r5, #12
 8007942:	2d00      	cmp	r5, #0
 8007944:	4606      	mov	r6, r0
 8007946:	db01      	blt.n	800794c <_malloc_r+0x1c>
 8007948:	42a9      	cmp	r1, r5
 800794a:	d904      	bls.n	8007956 <_malloc_r+0x26>
 800794c:	230c      	movs	r3, #12
 800794e:	6033      	str	r3, [r6, #0]
 8007950:	2000      	movs	r0, #0
 8007952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a2c <_malloc_r+0xfc>
 800795a:	f000 f869 	bl	8007a30 <__malloc_lock>
 800795e:	f8d8 3000 	ldr.w	r3, [r8]
 8007962:	461c      	mov	r4, r3
 8007964:	bb44      	cbnz	r4, 80079b8 <_malloc_r+0x88>
 8007966:	4629      	mov	r1, r5
 8007968:	4630      	mov	r0, r6
 800796a:	f7ff ffbf 	bl	80078ec <sbrk_aligned>
 800796e:	1c43      	adds	r3, r0, #1
 8007970:	4604      	mov	r4, r0
 8007972:	d158      	bne.n	8007a26 <_malloc_r+0xf6>
 8007974:	f8d8 4000 	ldr.w	r4, [r8]
 8007978:	4627      	mov	r7, r4
 800797a:	2f00      	cmp	r7, #0
 800797c:	d143      	bne.n	8007a06 <_malloc_r+0xd6>
 800797e:	2c00      	cmp	r4, #0
 8007980:	d04b      	beq.n	8007a1a <_malloc_r+0xea>
 8007982:	6823      	ldr	r3, [r4, #0]
 8007984:	4639      	mov	r1, r7
 8007986:	4630      	mov	r0, r6
 8007988:	eb04 0903 	add.w	r9, r4, r3
 800798c:	f000 fc6c 	bl	8008268 <_sbrk_r>
 8007990:	4581      	cmp	r9, r0
 8007992:	d142      	bne.n	8007a1a <_malloc_r+0xea>
 8007994:	6821      	ldr	r1, [r4, #0]
 8007996:	1a6d      	subs	r5, r5, r1
 8007998:	4629      	mov	r1, r5
 800799a:	4630      	mov	r0, r6
 800799c:	f7ff ffa6 	bl	80078ec <sbrk_aligned>
 80079a0:	3001      	adds	r0, #1
 80079a2:	d03a      	beq.n	8007a1a <_malloc_r+0xea>
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	442b      	add	r3, r5
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	f8d8 3000 	ldr.w	r3, [r8]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	bb62      	cbnz	r2, 8007a0c <_malloc_r+0xdc>
 80079b2:	f8c8 7000 	str.w	r7, [r8]
 80079b6:	e00f      	b.n	80079d8 <_malloc_r+0xa8>
 80079b8:	6822      	ldr	r2, [r4, #0]
 80079ba:	1b52      	subs	r2, r2, r5
 80079bc:	d420      	bmi.n	8007a00 <_malloc_r+0xd0>
 80079be:	2a0b      	cmp	r2, #11
 80079c0:	d917      	bls.n	80079f2 <_malloc_r+0xc2>
 80079c2:	1961      	adds	r1, r4, r5
 80079c4:	42a3      	cmp	r3, r4
 80079c6:	6025      	str	r5, [r4, #0]
 80079c8:	bf18      	it	ne
 80079ca:	6059      	strne	r1, [r3, #4]
 80079cc:	6863      	ldr	r3, [r4, #4]
 80079ce:	bf08      	it	eq
 80079d0:	f8c8 1000 	streq.w	r1, [r8]
 80079d4:	5162      	str	r2, [r4, r5]
 80079d6:	604b      	str	r3, [r1, #4]
 80079d8:	4630      	mov	r0, r6
 80079da:	f000 f82f 	bl	8007a3c <__malloc_unlock>
 80079de:	f104 000b 	add.w	r0, r4, #11
 80079e2:	1d23      	adds	r3, r4, #4
 80079e4:	f020 0007 	bic.w	r0, r0, #7
 80079e8:	1ac2      	subs	r2, r0, r3
 80079ea:	bf1c      	itt	ne
 80079ec:	1a1b      	subne	r3, r3, r0
 80079ee:	50a3      	strne	r3, [r4, r2]
 80079f0:	e7af      	b.n	8007952 <_malloc_r+0x22>
 80079f2:	6862      	ldr	r2, [r4, #4]
 80079f4:	42a3      	cmp	r3, r4
 80079f6:	bf0c      	ite	eq
 80079f8:	f8c8 2000 	streq.w	r2, [r8]
 80079fc:	605a      	strne	r2, [r3, #4]
 80079fe:	e7eb      	b.n	80079d8 <_malloc_r+0xa8>
 8007a00:	4623      	mov	r3, r4
 8007a02:	6864      	ldr	r4, [r4, #4]
 8007a04:	e7ae      	b.n	8007964 <_malloc_r+0x34>
 8007a06:	463c      	mov	r4, r7
 8007a08:	687f      	ldr	r7, [r7, #4]
 8007a0a:	e7b6      	b.n	800797a <_malloc_r+0x4a>
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	42a3      	cmp	r3, r4
 8007a12:	d1fb      	bne.n	8007a0c <_malloc_r+0xdc>
 8007a14:	2300      	movs	r3, #0
 8007a16:	6053      	str	r3, [r2, #4]
 8007a18:	e7de      	b.n	80079d8 <_malloc_r+0xa8>
 8007a1a:	230c      	movs	r3, #12
 8007a1c:	6033      	str	r3, [r6, #0]
 8007a1e:	4630      	mov	r0, r6
 8007a20:	f000 f80c 	bl	8007a3c <__malloc_unlock>
 8007a24:	e794      	b.n	8007950 <_malloc_r+0x20>
 8007a26:	6005      	str	r5, [r0, #0]
 8007a28:	e7d6      	b.n	80079d8 <_malloc_r+0xa8>
 8007a2a:	bf00      	nop
 8007a2c:	20000490 	.word	0x20000490

08007a30 <__malloc_lock>:
 8007a30:	4801      	ldr	r0, [pc, #4]	@ (8007a38 <__malloc_lock+0x8>)
 8007a32:	f7ff bf0e 	b.w	8007852 <__retarget_lock_acquire_recursive>
 8007a36:	bf00      	nop
 8007a38:	20000488 	.word	0x20000488

08007a3c <__malloc_unlock>:
 8007a3c:	4801      	ldr	r0, [pc, #4]	@ (8007a44 <__malloc_unlock+0x8>)
 8007a3e:	f7ff bf09 	b.w	8007854 <__retarget_lock_release_recursive>
 8007a42:	bf00      	nop
 8007a44:	20000488 	.word	0x20000488

08007a48 <__sfputc_r>:
 8007a48:	6893      	ldr	r3, [r2, #8]
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	b410      	push	{r4}
 8007a50:	6093      	str	r3, [r2, #8]
 8007a52:	da08      	bge.n	8007a66 <__sfputc_r+0x1e>
 8007a54:	6994      	ldr	r4, [r2, #24]
 8007a56:	42a3      	cmp	r3, r4
 8007a58:	db01      	blt.n	8007a5e <__sfputc_r+0x16>
 8007a5a:	290a      	cmp	r1, #10
 8007a5c:	d103      	bne.n	8007a66 <__sfputc_r+0x1e>
 8007a5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a62:	f000 bb6d 	b.w	8008140 <__swbuf_r>
 8007a66:	6813      	ldr	r3, [r2, #0]
 8007a68:	1c58      	adds	r0, r3, #1
 8007a6a:	6010      	str	r0, [r2, #0]
 8007a6c:	7019      	strb	r1, [r3, #0]
 8007a6e:	4608      	mov	r0, r1
 8007a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <__sfputs_r>:
 8007a76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a78:	4606      	mov	r6, r0
 8007a7a:	460f      	mov	r7, r1
 8007a7c:	4614      	mov	r4, r2
 8007a7e:	18d5      	adds	r5, r2, r3
 8007a80:	42ac      	cmp	r4, r5
 8007a82:	d101      	bne.n	8007a88 <__sfputs_r+0x12>
 8007a84:	2000      	movs	r0, #0
 8007a86:	e007      	b.n	8007a98 <__sfputs_r+0x22>
 8007a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a8c:	463a      	mov	r2, r7
 8007a8e:	4630      	mov	r0, r6
 8007a90:	f7ff ffda 	bl	8007a48 <__sfputc_r>
 8007a94:	1c43      	adds	r3, r0, #1
 8007a96:	d1f3      	bne.n	8007a80 <__sfputs_r+0xa>
 8007a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a9c <_vfiprintf_r>:
 8007a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa0:	460d      	mov	r5, r1
 8007aa2:	b09d      	sub	sp, #116	@ 0x74
 8007aa4:	4614      	mov	r4, r2
 8007aa6:	4698      	mov	r8, r3
 8007aa8:	4606      	mov	r6, r0
 8007aaa:	b118      	cbz	r0, 8007ab4 <_vfiprintf_r+0x18>
 8007aac:	6a03      	ldr	r3, [r0, #32]
 8007aae:	b90b      	cbnz	r3, 8007ab4 <_vfiprintf_r+0x18>
 8007ab0:	f7ff fdb8 	bl	8007624 <__sinit>
 8007ab4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ab6:	07d9      	lsls	r1, r3, #31
 8007ab8:	d405      	bmi.n	8007ac6 <_vfiprintf_r+0x2a>
 8007aba:	89ab      	ldrh	r3, [r5, #12]
 8007abc:	059a      	lsls	r2, r3, #22
 8007abe:	d402      	bmi.n	8007ac6 <_vfiprintf_r+0x2a>
 8007ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ac2:	f7ff fec6 	bl	8007852 <__retarget_lock_acquire_recursive>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	071b      	lsls	r3, r3, #28
 8007aca:	d501      	bpl.n	8007ad0 <_vfiprintf_r+0x34>
 8007acc:	692b      	ldr	r3, [r5, #16]
 8007ace:	b99b      	cbnz	r3, 8007af8 <_vfiprintf_r+0x5c>
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	f000 fb72 	bl	80081bc <__swsetup_r>
 8007ad8:	b170      	cbz	r0, 8007af8 <_vfiprintf_r+0x5c>
 8007ada:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007adc:	07dc      	lsls	r4, r3, #31
 8007ade:	d504      	bpl.n	8007aea <_vfiprintf_r+0x4e>
 8007ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae4:	b01d      	add	sp, #116	@ 0x74
 8007ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aea:	89ab      	ldrh	r3, [r5, #12]
 8007aec:	0598      	lsls	r0, r3, #22
 8007aee:	d4f7      	bmi.n	8007ae0 <_vfiprintf_r+0x44>
 8007af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007af2:	f7ff feaf 	bl	8007854 <__retarget_lock_release_recursive>
 8007af6:	e7f3      	b.n	8007ae0 <_vfiprintf_r+0x44>
 8007af8:	2300      	movs	r3, #0
 8007afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007afc:	2320      	movs	r3, #32
 8007afe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b02:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b06:	2330      	movs	r3, #48	@ 0x30
 8007b08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007cb8 <_vfiprintf_r+0x21c>
 8007b0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	4623      	mov	r3, r4
 8007b16:	469a      	mov	sl, r3
 8007b18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b1c:	b10a      	cbz	r2, 8007b22 <_vfiprintf_r+0x86>
 8007b1e:	2a25      	cmp	r2, #37	@ 0x25
 8007b20:	d1f9      	bne.n	8007b16 <_vfiprintf_r+0x7a>
 8007b22:	ebba 0b04 	subs.w	fp, sl, r4
 8007b26:	d00b      	beq.n	8007b40 <_vfiprintf_r+0xa4>
 8007b28:	465b      	mov	r3, fp
 8007b2a:	4622      	mov	r2, r4
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f7ff ffa1 	bl	8007a76 <__sfputs_r>
 8007b34:	3001      	adds	r0, #1
 8007b36:	f000 80a7 	beq.w	8007c88 <_vfiprintf_r+0x1ec>
 8007b3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b3c:	445a      	add	r2, fp
 8007b3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b40:	f89a 3000 	ldrb.w	r3, [sl]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f000 809f 	beq.w	8007c88 <_vfiprintf_r+0x1ec>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b54:	f10a 0a01 	add.w	sl, sl, #1
 8007b58:	9304      	str	r3, [sp, #16]
 8007b5a:	9307      	str	r3, [sp, #28]
 8007b5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b60:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b62:	4654      	mov	r4, sl
 8007b64:	2205      	movs	r2, #5
 8007b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b6a:	4853      	ldr	r0, [pc, #332]	@ (8007cb8 <_vfiprintf_r+0x21c>)
 8007b6c:	f7f8 fb58 	bl	8000220 <memchr>
 8007b70:	9a04      	ldr	r2, [sp, #16]
 8007b72:	b9d8      	cbnz	r0, 8007bac <_vfiprintf_r+0x110>
 8007b74:	06d1      	lsls	r1, r2, #27
 8007b76:	bf44      	itt	mi
 8007b78:	2320      	movmi	r3, #32
 8007b7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b7e:	0713      	lsls	r3, r2, #28
 8007b80:	bf44      	itt	mi
 8007b82:	232b      	movmi	r3, #43	@ 0x2b
 8007b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b88:	f89a 3000 	ldrb.w	r3, [sl]
 8007b8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b8e:	d015      	beq.n	8007bbc <_vfiprintf_r+0x120>
 8007b90:	9a07      	ldr	r2, [sp, #28]
 8007b92:	4654      	mov	r4, sl
 8007b94:	2000      	movs	r0, #0
 8007b96:	f04f 0c0a 	mov.w	ip, #10
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ba0:	3b30      	subs	r3, #48	@ 0x30
 8007ba2:	2b09      	cmp	r3, #9
 8007ba4:	d94b      	bls.n	8007c3e <_vfiprintf_r+0x1a2>
 8007ba6:	b1b0      	cbz	r0, 8007bd6 <_vfiprintf_r+0x13a>
 8007ba8:	9207      	str	r2, [sp, #28]
 8007baa:	e014      	b.n	8007bd6 <_vfiprintf_r+0x13a>
 8007bac:	eba0 0308 	sub.w	r3, r0, r8
 8007bb0:	fa09 f303 	lsl.w	r3, r9, r3
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	9304      	str	r3, [sp, #16]
 8007bb8:	46a2      	mov	sl, r4
 8007bba:	e7d2      	b.n	8007b62 <_vfiprintf_r+0xc6>
 8007bbc:	9b03      	ldr	r3, [sp, #12]
 8007bbe:	1d19      	adds	r1, r3, #4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	9103      	str	r1, [sp, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	bfbb      	ittet	lt
 8007bc8:	425b      	neglt	r3, r3
 8007bca:	f042 0202 	orrlt.w	r2, r2, #2
 8007bce:	9307      	strge	r3, [sp, #28]
 8007bd0:	9307      	strlt	r3, [sp, #28]
 8007bd2:	bfb8      	it	lt
 8007bd4:	9204      	strlt	r2, [sp, #16]
 8007bd6:	7823      	ldrb	r3, [r4, #0]
 8007bd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bda:	d10a      	bne.n	8007bf2 <_vfiprintf_r+0x156>
 8007bdc:	7863      	ldrb	r3, [r4, #1]
 8007bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8007be0:	d132      	bne.n	8007c48 <_vfiprintf_r+0x1ac>
 8007be2:	9b03      	ldr	r3, [sp, #12]
 8007be4:	1d1a      	adds	r2, r3, #4
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	9203      	str	r2, [sp, #12]
 8007bea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bee:	3402      	adds	r4, #2
 8007bf0:	9305      	str	r3, [sp, #20]
 8007bf2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007cc8 <_vfiprintf_r+0x22c>
 8007bf6:	7821      	ldrb	r1, [r4, #0]
 8007bf8:	2203      	movs	r2, #3
 8007bfa:	4650      	mov	r0, sl
 8007bfc:	f7f8 fb10 	bl	8000220 <memchr>
 8007c00:	b138      	cbz	r0, 8007c12 <_vfiprintf_r+0x176>
 8007c02:	9b04      	ldr	r3, [sp, #16]
 8007c04:	eba0 000a 	sub.w	r0, r0, sl
 8007c08:	2240      	movs	r2, #64	@ 0x40
 8007c0a:	4082      	lsls	r2, r0
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	3401      	adds	r4, #1
 8007c10:	9304      	str	r3, [sp, #16]
 8007c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c16:	4829      	ldr	r0, [pc, #164]	@ (8007cbc <_vfiprintf_r+0x220>)
 8007c18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c1c:	2206      	movs	r2, #6
 8007c1e:	f7f8 faff 	bl	8000220 <memchr>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	d03f      	beq.n	8007ca6 <_vfiprintf_r+0x20a>
 8007c26:	4b26      	ldr	r3, [pc, #152]	@ (8007cc0 <_vfiprintf_r+0x224>)
 8007c28:	bb1b      	cbnz	r3, 8007c72 <_vfiprintf_r+0x1d6>
 8007c2a:	9b03      	ldr	r3, [sp, #12]
 8007c2c:	3307      	adds	r3, #7
 8007c2e:	f023 0307 	bic.w	r3, r3, #7
 8007c32:	3308      	adds	r3, #8
 8007c34:	9303      	str	r3, [sp, #12]
 8007c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c38:	443b      	add	r3, r7
 8007c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3c:	e76a      	b.n	8007b14 <_vfiprintf_r+0x78>
 8007c3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c42:	460c      	mov	r4, r1
 8007c44:	2001      	movs	r0, #1
 8007c46:	e7a8      	b.n	8007b9a <_vfiprintf_r+0xfe>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	3401      	adds	r4, #1
 8007c4c:	9305      	str	r3, [sp, #20]
 8007c4e:	4619      	mov	r1, r3
 8007c50:	f04f 0c0a 	mov.w	ip, #10
 8007c54:	4620      	mov	r0, r4
 8007c56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c5a:	3a30      	subs	r2, #48	@ 0x30
 8007c5c:	2a09      	cmp	r2, #9
 8007c5e:	d903      	bls.n	8007c68 <_vfiprintf_r+0x1cc>
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0c6      	beq.n	8007bf2 <_vfiprintf_r+0x156>
 8007c64:	9105      	str	r1, [sp, #20]
 8007c66:	e7c4      	b.n	8007bf2 <_vfiprintf_r+0x156>
 8007c68:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e7f0      	b.n	8007c54 <_vfiprintf_r+0x1b8>
 8007c72:	ab03      	add	r3, sp, #12
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	462a      	mov	r2, r5
 8007c78:	4b12      	ldr	r3, [pc, #72]	@ (8007cc4 <_vfiprintf_r+0x228>)
 8007c7a:	a904      	add	r1, sp, #16
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f3af 8000 	nop.w
 8007c82:	4607      	mov	r7, r0
 8007c84:	1c78      	adds	r0, r7, #1
 8007c86:	d1d6      	bne.n	8007c36 <_vfiprintf_r+0x19a>
 8007c88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c8a:	07d9      	lsls	r1, r3, #31
 8007c8c:	d405      	bmi.n	8007c9a <_vfiprintf_r+0x1fe>
 8007c8e:	89ab      	ldrh	r3, [r5, #12]
 8007c90:	059a      	lsls	r2, r3, #22
 8007c92:	d402      	bmi.n	8007c9a <_vfiprintf_r+0x1fe>
 8007c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c96:	f7ff fddd 	bl	8007854 <__retarget_lock_release_recursive>
 8007c9a:	89ab      	ldrh	r3, [r5, #12]
 8007c9c:	065b      	lsls	r3, r3, #25
 8007c9e:	f53f af1f 	bmi.w	8007ae0 <_vfiprintf_r+0x44>
 8007ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ca4:	e71e      	b.n	8007ae4 <_vfiprintf_r+0x48>
 8007ca6:	ab03      	add	r3, sp, #12
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	462a      	mov	r2, r5
 8007cac:	4b05      	ldr	r3, [pc, #20]	@ (8007cc4 <_vfiprintf_r+0x228>)
 8007cae:	a904      	add	r1, sp, #16
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	f000 f879 	bl	8007da8 <_printf_i>
 8007cb6:	e7e4      	b.n	8007c82 <_vfiprintf_r+0x1e6>
 8007cb8:	08008741 	.word	0x08008741
 8007cbc:	0800874b 	.word	0x0800874b
 8007cc0:	00000000 	.word	0x00000000
 8007cc4:	08007a77 	.word	0x08007a77
 8007cc8:	08008747 	.word	0x08008747

08007ccc <_printf_common>:
 8007ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	4698      	mov	r8, r3
 8007cd4:	688a      	ldr	r2, [r1, #8]
 8007cd6:	690b      	ldr	r3, [r1, #16]
 8007cd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	bfb8      	it	lt
 8007ce0:	4613      	movlt	r3, r2
 8007ce2:	6033      	str	r3, [r6, #0]
 8007ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ce8:	4607      	mov	r7, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	b10a      	cbz	r2, 8007cf2 <_printf_common+0x26>
 8007cee:	3301      	adds	r3, #1
 8007cf0:	6033      	str	r3, [r6, #0]
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	0699      	lsls	r1, r3, #26
 8007cf6:	bf42      	ittt	mi
 8007cf8:	6833      	ldrmi	r3, [r6, #0]
 8007cfa:	3302      	addmi	r3, #2
 8007cfc:	6033      	strmi	r3, [r6, #0]
 8007cfe:	6825      	ldr	r5, [r4, #0]
 8007d00:	f015 0506 	ands.w	r5, r5, #6
 8007d04:	d106      	bne.n	8007d14 <_printf_common+0x48>
 8007d06:	f104 0a19 	add.w	sl, r4, #25
 8007d0a:	68e3      	ldr	r3, [r4, #12]
 8007d0c:	6832      	ldr	r2, [r6, #0]
 8007d0e:	1a9b      	subs	r3, r3, r2
 8007d10:	42ab      	cmp	r3, r5
 8007d12:	dc26      	bgt.n	8007d62 <_printf_common+0x96>
 8007d14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d18:	6822      	ldr	r2, [r4, #0]
 8007d1a:	3b00      	subs	r3, #0
 8007d1c:	bf18      	it	ne
 8007d1e:	2301      	movne	r3, #1
 8007d20:	0692      	lsls	r2, r2, #26
 8007d22:	d42b      	bmi.n	8007d7c <_printf_common+0xb0>
 8007d24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d28:	4641      	mov	r1, r8
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	47c8      	blx	r9
 8007d2e:	3001      	adds	r0, #1
 8007d30:	d01e      	beq.n	8007d70 <_printf_common+0xa4>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	6922      	ldr	r2, [r4, #16]
 8007d36:	f003 0306 	and.w	r3, r3, #6
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	bf02      	ittt	eq
 8007d3e:	68e5      	ldreq	r5, [r4, #12]
 8007d40:	6833      	ldreq	r3, [r6, #0]
 8007d42:	1aed      	subeq	r5, r5, r3
 8007d44:	68a3      	ldr	r3, [r4, #8]
 8007d46:	bf0c      	ite	eq
 8007d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d4c:	2500      	movne	r5, #0
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	bfc4      	itt	gt
 8007d52:	1a9b      	subgt	r3, r3, r2
 8007d54:	18ed      	addgt	r5, r5, r3
 8007d56:	2600      	movs	r6, #0
 8007d58:	341a      	adds	r4, #26
 8007d5a:	42b5      	cmp	r5, r6
 8007d5c:	d11a      	bne.n	8007d94 <_printf_common+0xc8>
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e008      	b.n	8007d74 <_printf_common+0xa8>
 8007d62:	2301      	movs	r3, #1
 8007d64:	4652      	mov	r2, sl
 8007d66:	4641      	mov	r1, r8
 8007d68:	4638      	mov	r0, r7
 8007d6a:	47c8      	blx	r9
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d103      	bne.n	8007d78 <_printf_common+0xac>
 8007d70:	f04f 30ff 	mov.w	r0, #4294967295
 8007d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d78:	3501      	adds	r5, #1
 8007d7a:	e7c6      	b.n	8007d0a <_printf_common+0x3e>
 8007d7c:	18e1      	adds	r1, r4, r3
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	2030      	movs	r0, #48	@ 0x30
 8007d82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d86:	4422      	add	r2, r4
 8007d88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d90:	3302      	adds	r3, #2
 8007d92:	e7c7      	b.n	8007d24 <_printf_common+0x58>
 8007d94:	2301      	movs	r3, #1
 8007d96:	4622      	mov	r2, r4
 8007d98:	4641      	mov	r1, r8
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	47c8      	blx	r9
 8007d9e:	3001      	adds	r0, #1
 8007da0:	d0e6      	beq.n	8007d70 <_printf_common+0xa4>
 8007da2:	3601      	adds	r6, #1
 8007da4:	e7d9      	b.n	8007d5a <_printf_common+0x8e>
	...

08007da8 <_printf_i>:
 8007da8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dac:	7e0f      	ldrb	r7, [r1, #24]
 8007dae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007db0:	2f78      	cmp	r7, #120	@ 0x78
 8007db2:	4691      	mov	r9, r2
 8007db4:	4680      	mov	r8, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	469a      	mov	sl, r3
 8007dba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007dbe:	d807      	bhi.n	8007dd0 <_printf_i+0x28>
 8007dc0:	2f62      	cmp	r7, #98	@ 0x62
 8007dc2:	d80a      	bhi.n	8007dda <_printf_i+0x32>
 8007dc4:	2f00      	cmp	r7, #0
 8007dc6:	f000 80d2 	beq.w	8007f6e <_printf_i+0x1c6>
 8007dca:	2f58      	cmp	r7, #88	@ 0x58
 8007dcc:	f000 80b9 	beq.w	8007f42 <_printf_i+0x19a>
 8007dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007dd8:	e03a      	b.n	8007e50 <_printf_i+0xa8>
 8007dda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007dde:	2b15      	cmp	r3, #21
 8007de0:	d8f6      	bhi.n	8007dd0 <_printf_i+0x28>
 8007de2:	a101      	add	r1, pc, #4	@ (adr r1, 8007de8 <_printf_i+0x40>)
 8007de4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007de8:	08007e41 	.word	0x08007e41
 8007dec:	08007e55 	.word	0x08007e55
 8007df0:	08007dd1 	.word	0x08007dd1
 8007df4:	08007dd1 	.word	0x08007dd1
 8007df8:	08007dd1 	.word	0x08007dd1
 8007dfc:	08007dd1 	.word	0x08007dd1
 8007e00:	08007e55 	.word	0x08007e55
 8007e04:	08007dd1 	.word	0x08007dd1
 8007e08:	08007dd1 	.word	0x08007dd1
 8007e0c:	08007dd1 	.word	0x08007dd1
 8007e10:	08007dd1 	.word	0x08007dd1
 8007e14:	08007f55 	.word	0x08007f55
 8007e18:	08007e7f 	.word	0x08007e7f
 8007e1c:	08007f0f 	.word	0x08007f0f
 8007e20:	08007dd1 	.word	0x08007dd1
 8007e24:	08007dd1 	.word	0x08007dd1
 8007e28:	08007f77 	.word	0x08007f77
 8007e2c:	08007dd1 	.word	0x08007dd1
 8007e30:	08007e7f 	.word	0x08007e7f
 8007e34:	08007dd1 	.word	0x08007dd1
 8007e38:	08007dd1 	.word	0x08007dd1
 8007e3c:	08007f17 	.word	0x08007f17
 8007e40:	6833      	ldr	r3, [r6, #0]
 8007e42:	1d1a      	adds	r2, r3, #4
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6032      	str	r2, [r6, #0]
 8007e48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e50:	2301      	movs	r3, #1
 8007e52:	e09d      	b.n	8007f90 <_printf_i+0x1e8>
 8007e54:	6833      	ldr	r3, [r6, #0]
 8007e56:	6820      	ldr	r0, [r4, #0]
 8007e58:	1d19      	adds	r1, r3, #4
 8007e5a:	6031      	str	r1, [r6, #0]
 8007e5c:	0606      	lsls	r6, r0, #24
 8007e5e:	d501      	bpl.n	8007e64 <_printf_i+0xbc>
 8007e60:	681d      	ldr	r5, [r3, #0]
 8007e62:	e003      	b.n	8007e6c <_printf_i+0xc4>
 8007e64:	0645      	lsls	r5, r0, #25
 8007e66:	d5fb      	bpl.n	8007e60 <_printf_i+0xb8>
 8007e68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e6c:	2d00      	cmp	r5, #0
 8007e6e:	da03      	bge.n	8007e78 <_printf_i+0xd0>
 8007e70:	232d      	movs	r3, #45	@ 0x2d
 8007e72:	426d      	negs	r5, r5
 8007e74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e78:	4859      	ldr	r0, [pc, #356]	@ (8007fe0 <_printf_i+0x238>)
 8007e7a:	230a      	movs	r3, #10
 8007e7c:	e011      	b.n	8007ea2 <_printf_i+0xfa>
 8007e7e:	6821      	ldr	r1, [r4, #0]
 8007e80:	6833      	ldr	r3, [r6, #0]
 8007e82:	0608      	lsls	r0, r1, #24
 8007e84:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e88:	d402      	bmi.n	8007e90 <_printf_i+0xe8>
 8007e8a:	0649      	lsls	r1, r1, #25
 8007e8c:	bf48      	it	mi
 8007e8e:	b2ad      	uxthmi	r5, r5
 8007e90:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e92:	4853      	ldr	r0, [pc, #332]	@ (8007fe0 <_printf_i+0x238>)
 8007e94:	6033      	str	r3, [r6, #0]
 8007e96:	bf14      	ite	ne
 8007e98:	230a      	movne	r3, #10
 8007e9a:	2308      	moveq	r3, #8
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ea2:	6866      	ldr	r6, [r4, #4]
 8007ea4:	60a6      	str	r6, [r4, #8]
 8007ea6:	2e00      	cmp	r6, #0
 8007ea8:	bfa2      	ittt	ge
 8007eaa:	6821      	ldrge	r1, [r4, #0]
 8007eac:	f021 0104 	bicge.w	r1, r1, #4
 8007eb0:	6021      	strge	r1, [r4, #0]
 8007eb2:	b90d      	cbnz	r5, 8007eb8 <_printf_i+0x110>
 8007eb4:	2e00      	cmp	r6, #0
 8007eb6:	d04b      	beq.n	8007f50 <_printf_i+0x1a8>
 8007eb8:	4616      	mov	r6, r2
 8007eba:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ebe:	fb03 5711 	mls	r7, r3, r1, r5
 8007ec2:	5dc7      	ldrb	r7, [r0, r7]
 8007ec4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ec8:	462f      	mov	r7, r5
 8007eca:	42bb      	cmp	r3, r7
 8007ecc:	460d      	mov	r5, r1
 8007ece:	d9f4      	bls.n	8007eba <_printf_i+0x112>
 8007ed0:	2b08      	cmp	r3, #8
 8007ed2:	d10b      	bne.n	8007eec <_printf_i+0x144>
 8007ed4:	6823      	ldr	r3, [r4, #0]
 8007ed6:	07df      	lsls	r7, r3, #31
 8007ed8:	d508      	bpl.n	8007eec <_printf_i+0x144>
 8007eda:	6923      	ldr	r3, [r4, #16]
 8007edc:	6861      	ldr	r1, [r4, #4]
 8007ede:	4299      	cmp	r1, r3
 8007ee0:	bfde      	ittt	le
 8007ee2:	2330      	movle	r3, #48	@ 0x30
 8007ee4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ee8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007eec:	1b92      	subs	r2, r2, r6
 8007eee:	6122      	str	r2, [r4, #16]
 8007ef0:	f8cd a000 	str.w	sl, [sp]
 8007ef4:	464b      	mov	r3, r9
 8007ef6:	aa03      	add	r2, sp, #12
 8007ef8:	4621      	mov	r1, r4
 8007efa:	4640      	mov	r0, r8
 8007efc:	f7ff fee6 	bl	8007ccc <_printf_common>
 8007f00:	3001      	adds	r0, #1
 8007f02:	d14a      	bne.n	8007f9a <_printf_i+0x1f2>
 8007f04:	f04f 30ff 	mov.w	r0, #4294967295
 8007f08:	b004      	add	sp, #16
 8007f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0e:	6823      	ldr	r3, [r4, #0]
 8007f10:	f043 0320 	orr.w	r3, r3, #32
 8007f14:	6023      	str	r3, [r4, #0]
 8007f16:	4833      	ldr	r0, [pc, #204]	@ (8007fe4 <_printf_i+0x23c>)
 8007f18:	2778      	movs	r7, #120	@ 0x78
 8007f1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	6831      	ldr	r1, [r6, #0]
 8007f22:	061f      	lsls	r7, r3, #24
 8007f24:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f28:	d402      	bmi.n	8007f30 <_printf_i+0x188>
 8007f2a:	065f      	lsls	r7, r3, #25
 8007f2c:	bf48      	it	mi
 8007f2e:	b2ad      	uxthmi	r5, r5
 8007f30:	6031      	str	r1, [r6, #0]
 8007f32:	07d9      	lsls	r1, r3, #31
 8007f34:	bf44      	itt	mi
 8007f36:	f043 0320 	orrmi.w	r3, r3, #32
 8007f3a:	6023      	strmi	r3, [r4, #0]
 8007f3c:	b11d      	cbz	r5, 8007f46 <_printf_i+0x19e>
 8007f3e:	2310      	movs	r3, #16
 8007f40:	e7ac      	b.n	8007e9c <_printf_i+0xf4>
 8007f42:	4827      	ldr	r0, [pc, #156]	@ (8007fe0 <_printf_i+0x238>)
 8007f44:	e7e9      	b.n	8007f1a <_printf_i+0x172>
 8007f46:	6823      	ldr	r3, [r4, #0]
 8007f48:	f023 0320 	bic.w	r3, r3, #32
 8007f4c:	6023      	str	r3, [r4, #0]
 8007f4e:	e7f6      	b.n	8007f3e <_printf_i+0x196>
 8007f50:	4616      	mov	r6, r2
 8007f52:	e7bd      	b.n	8007ed0 <_printf_i+0x128>
 8007f54:	6833      	ldr	r3, [r6, #0]
 8007f56:	6825      	ldr	r5, [r4, #0]
 8007f58:	6961      	ldr	r1, [r4, #20]
 8007f5a:	1d18      	adds	r0, r3, #4
 8007f5c:	6030      	str	r0, [r6, #0]
 8007f5e:	062e      	lsls	r6, r5, #24
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	d501      	bpl.n	8007f68 <_printf_i+0x1c0>
 8007f64:	6019      	str	r1, [r3, #0]
 8007f66:	e002      	b.n	8007f6e <_printf_i+0x1c6>
 8007f68:	0668      	lsls	r0, r5, #25
 8007f6a:	d5fb      	bpl.n	8007f64 <_printf_i+0x1bc>
 8007f6c:	8019      	strh	r1, [r3, #0]
 8007f6e:	2300      	movs	r3, #0
 8007f70:	6123      	str	r3, [r4, #16]
 8007f72:	4616      	mov	r6, r2
 8007f74:	e7bc      	b.n	8007ef0 <_printf_i+0x148>
 8007f76:	6833      	ldr	r3, [r6, #0]
 8007f78:	1d1a      	adds	r2, r3, #4
 8007f7a:	6032      	str	r2, [r6, #0]
 8007f7c:	681e      	ldr	r6, [r3, #0]
 8007f7e:	6862      	ldr	r2, [r4, #4]
 8007f80:	2100      	movs	r1, #0
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7f8 f94c 	bl	8000220 <memchr>
 8007f88:	b108      	cbz	r0, 8007f8e <_printf_i+0x1e6>
 8007f8a:	1b80      	subs	r0, r0, r6
 8007f8c:	6060      	str	r0, [r4, #4]
 8007f8e:	6863      	ldr	r3, [r4, #4]
 8007f90:	6123      	str	r3, [r4, #16]
 8007f92:	2300      	movs	r3, #0
 8007f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f98:	e7aa      	b.n	8007ef0 <_printf_i+0x148>
 8007f9a:	6923      	ldr	r3, [r4, #16]
 8007f9c:	4632      	mov	r2, r6
 8007f9e:	4649      	mov	r1, r9
 8007fa0:	4640      	mov	r0, r8
 8007fa2:	47d0      	blx	sl
 8007fa4:	3001      	adds	r0, #1
 8007fa6:	d0ad      	beq.n	8007f04 <_printf_i+0x15c>
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	079b      	lsls	r3, r3, #30
 8007fac:	d413      	bmi.n	8007fd6 <_printf_i+0x22e>
 8007fae:	68e0      	ldr	r0, [r4, #12]
 8007fb0:	9b03      	ldr	r3, [sp, #12]
 8007fb2:	4298      	cmp	r0, r3
 8007fb4:	bfb8      	it	lt
 8007fb6:	4618      	movlt	r0, r3
 8007fb8:	e7a6      	b.n	8007f08 <_printf_i+0x160>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	4632      	mov	r2, r6
 8007fbe:	4649      	mov	r1, r9
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	47d0      	blx	sl
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	d09d      	beq.n	8007f04 <_printf_i+0x15c>
 8007fc8:	3501      	adds	r5, #1
 8007fca:	68e3      	ldr	r3, [r4, #12]
 8007fcc:	9903      	ldr	r1, [sp, #12]
 8007fce:	1a5b      	subs	r3, r3, r1
 8007fd0:	42ab      	cmp	r3, r5
 8007fd2:	dcf2      	bgt.n	8007fba <_printf_i+0x212>
 8007fd4:	e7eb      	b.n	8007fae <_printf_i+0x206>
 8007fd6:	2500      	movs	r5, #0
 8007fd8:	f104 0619 	add.w	r6, r4, #25
 8007fdc:	e7f5      	b.n	8007fca <_printf_i+0x222>
 8007fde:	bf00      	nop
 8007fe0:	08008752 	.word	0x08008752
 8007fe4:	08008763 	.word	0x08008763

08007fe8 <__sflush_r>:
 8007fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff0:	0716      	lsls	r6, r2, #28
 8007ff2:	4605      	mov	r5, r0
 8007ff4:	460c      	mov	r4, r1
 8007ff6:	d454      	bmi.n	80080a2 <__sflush_r+0xba>
 8007ff8:	684b      	ldr	r3, [r1, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	dc02      	bgt.n	8008004 <__sflush_r+0x1c>
 8007ffe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008000:	2b00      	cmp	r3, #0
 8008002:	dd48      	ble.n	8008096 <__sflush_r+0xae>
 8008004:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008006:	2e00      	cmp	r6, #0
 8008008:	d045      	beq.n	8008096 <__sflush_r+0xae>
 800800a:	2300      	movs	r3, #0
 800800c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008010:	682f      	ldr	r7, [r5, #0]
 8008012:	6a21      	ldr	r1, [r4, #32]
 8008014:	602b      	str	r3, [r5, #0]
 8008016:	d030      	beq.n	800807a <__sflush_r+0x92>
 8008018:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	0759      	lsls	r1, r3, #29
 800801e:	d505      	bpl.n	800802c <__sflush_r+0x44>
 8008020:	6863      	ldr	r3, [r4, #4]
 8008022:	1ad2      	subs	r2, r2, r3
 8008024:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008026:	b10b      	cbz	r3, 800802c <__sflush_r+0x44>
 8008028:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800802a:	1ad2      	subs	r2, r2, r3
 800802c:	2300      	movs	r3, #0
 800802e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008030:	6a21      	ldr	r1, [r4, #32]
 8008032:	4628      	mov	r0, r5
 8008034:	47b0      	blx	r6
 8008036:	1c43      	adds	r3, r0, #1
 8008038:	89a3      	ldrh	r3, [r4, #12]
 800803a:	d106      	bne.n	800804a <__sflush_r+0x62>
 800803c:	6829      	ldr	r1, [r5, #0]
 800803e:	291d      	cmp	r1, #29
 8008040:	d82b      	bhi.n	800809a <__sflush_r+0xb2>
 8008042:	4a2a      	ldr	r2, [pc, #168]	@ (80080ec <__sflush_r+0x104>)
 8008044:	410a      	asrs	r2, r1
 8008046:	07d6      	lsls	r6, r2, #31
 8008048:	d427      	bmi.n	800809a <__sflush_r+0xb2>
 800804a:	2200      	movs	r2, #0
 800804c:	6062      	str	r2, [r4, #4]
 800804e:	04d9      	lsls	r1, r3, #19
 8008050:	6922      	ldr	r2, [r4, #16]
 8008052:	6022      	str	r2, [r4, #0]
 8008054:	d504      	bpl.n	8008060 <__sflush_r+0x78>
 8008056:	1c42      	adds	r2, r0, #1
 8008058:	d101      	bne.n	800805e <__sflush_r+0x76>
 800805a:	682b      	ldr	r3, [r5, #0]
 800805c:	b903      	cbnz	r3, 8008060 <__sflush_r+0x78>
 800805e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008062:	602f      	str	r7, [r5, #0]
 8008064:	b1b9      	cbz	r1, 8008096 <__sflush_r+0xae>
 8008066:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800806a:	4299      	cmp	r1, r3
 800806c:	d002      	beq.n	8008074 <__sflush_r+0x8c>
 800806e:	4628      	mov	r0, r5
 8008070:	f7ff fbf2 	bl	8007858 <_free_r>
 8008074:	2300      	movs	r3, #0
 8008076:	6363      	str	r3, [r4, #52]	@ 0x34
 8008078:	e00d      	b.n	8008096 <__sflush_r+0xae>
 800807a:	2301      	movs	r3, #1
 800807c:	4628      	mov	r0, r5
 800807e:	47b0      	blx	r6
 8008080:	4602      	mov	r2, r0
 8008082:	1c50      	adds	r0, r2, #1
 8008084:	d1c9      	bne.n	800801a <__sflush_r+0x32>
 8008086:	682b      	ldr	r3, [r5, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d0c6      	beq.n	800801a <__sflush_r+0x32>
 800808c:	2b1d      	cmp	r3, #29
 800808e:	d001      	beq.n	8008094 <__sflush_r+0xac>
 8008090:	2b16      	cmp	r3, #22
 8008092:	d11e      	bne.n	80080d2 <__sflush_r+0xea>
 8008094:	602f      	str	r7, [r5, #0]
 8008096:	2000      	movs	r0, #0
 8008098:	e022      	b.n	80080e0 <__sflush_r+0xf8>
 800809a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800809e:	b21b      	sxth	r3, r3
 80080a0:	e01b      	b.n	80080da <__sflush_r+0xf2>
 80080a2:	690f      	ldr	r7, [r1, #16]
 80080a4:	2f00      	cmp	r7, #0
 80080a6:	d0f6      	beq.n	8008096 <__sflush_r+0xae>
 80080a8:	0793      	lsls	r3, r2, #30
 80080aa:	680e      	ldr	r6, [r1, #0]
 80080ac:	bf08      	it	eq
 80080ae:	694b      	ldreq	r3, [r1, #20]
 80080b0:	600f      	str	r7, [r1, #0]
 80080b2:	bf18      	it	ne
 80080b4:	2300      	movne	r3, #0
 80080b6:	eba6 0807 	sub.w	r8, r6, r7
 80080ba:	608b      	str	r3, [r1, #8]
 80080bc:	f1b8 0f00 	cmp.w	r8, #0
 80080c0:	dde9      	ble.n	8008096 <__sflush_r+0xae>
 80080c2:	6a21      	ldr	r1, [r4, #32]
 80080c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80080c6:	4643      	mov	r3, r8
 80080c8:	463a      	mov	r2, r7
 80080ca:	4628      	mov	r0, r5
 80080cc:	47b0      	blx	r6
 80080ce:	2800      	cmp	r0, #0
 80080d0:	dc08      	bgt.n	80080e4 <__sflush_r+0xfc>
 80080d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080da:	81a3      	strh	r3, [r4, #12]
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295
 80080e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080e4:	4407      	add	r7, r0
 80080e6:	eba8 0800 	sub.w	r8, r8, r0
 80080ea:	e7e7      	b.n	80080bc <__sflush_r+0xd4>
 80080ec:	dfbffffe 	.word	0xdfbffffe

080080f0 <_fflush_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	690b      	ldr	r3, [r1, #16]
 80080f4:	4605      	mov	r5, r0
 80080f6:	460c      	mov	r4, r1
 80080f8:	b913      	cbnz	r3, 8008100 <_fflush_r+0x10>
 80080fa:	2500      	movs	r5, #0
 80080fc:	4628      	mov	r0, r5
 80080fe:	bd38      	pop	{r3, r4, r5, pc}
 8008100:	b118      	cbz	r0, 800810a <_fflush_r+0x1a>
 8008102:	6a03      	ldr	r3, [r0, #32]
 8008104:	b90b      	cbnz	r3, 800810a <_fflush_r+0x1a>
 8008106:	f7ff fa8d 	bl	8007624 <__sinit>
 800810a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d0f3      	beq.n	80080fa <_fflush_r+0xa>
 8008112:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008114:	07d0      	lsls	r0, r2, #31
 8008116:	d404      	bmi.n	8008122 <_fflush_r+0x32>
 8008118:	0599      	lsls	r1, r3, #22
 800811a:	d402      	bmi.n	8008122 <_fflush_r+0x32>
 800811c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800811e:	f7ff fb98 	bl	8007852 <__retarget_lock_acquire_recursive>
 8008122:	4628      	mov	r0, r5
 8008124:	4621      	mov	r1, r4
 8008126:	f7ff ff5f 	bl	8007fe8 <__sflush_r>
 800812a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800812c:	07da      	lsls	r2, r3, #31
 800812e:	4605      	mov	r5, r0
 8008130:	d4e4      	bmi.n	80080fc <_fflush_r+0xc>
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	059b      	lsls	r3, r3, #22
 8008136:	d4e1      	bmi.n	80080fc <_fflush_r+0xc>
 8008138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800813a:	f7ff fb8b 	bl	8007854 <__retarget_lock_release_recursive>
 800813e:	e7dd      	b.n	80080fc <_fflush_r+0xc>

08008140 <__swbuf_r>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	460e      	mov	r6, r1
 8008144:	4614      	mov	r4, r2
 8008146:	4605      	mov	r5, r0
 8008148:	b118      	cbz	r0, 8008152 <__swbuf_r+0x12>
 800814a:	6a03      	ldr	r3, [r0, #32]
 800814c:	b90b      	cbnz	r3, 8008152 <__swbuf_r+0x12>
 800814e:	f7ff fa69 	bl	8007624 <__sinit>
 8008152:	69a3      	ldr	r3, [r4, #24]
 8008154:	60a3      	str	r3, [r4, #8]
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	071a      	lsls	r2, r3, #28
 800815a:	d501      	bpl.n	8008160 <__swbuf_r+0x20>
 800815c:	6923      	ldr	r3, [r4, #16]
 800815e:	b943      	cbnz	r3, 8008172 <__swbuf_r+0x32>
 8008160:	4621      	mov	r1, r4
 8008162:	4628      	mov	r0, r5
 8008164:	f000 f82a 	bl	80081bc <__swsetup_r>
 8008168:	b118      	cbz	r0, 8008172 <__swbuf_r+0x32>
 800816a:	f04f 37ff 	mov.w	r7, #4294967295
 800816e:	4638      	mov	r0, r7
 8008170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	6922      	ldr	r2, [r4, #16]
 8008176:	1a98      	subs	r0, r3, r2
 8008178:	6963      	ldr	r3, [r4, #20]
 800817a:	b2f6      	uxtb	r6, r6
 800817c:	4283      	cmp	r3, r0
 800817e:	4637      	mov	r7, r6
 8008180:	dc05      	bgt.n	800818e <__swbuf_r+0x4e>
 8008182:	4621      	mov	r1, r4
 8008184:	4628      	mov	r0, r5
 8008186:	f7ff ffb3 	bl	80080f0 <_fflush_r>
 800818a:	2800      	cmp	r0, #0
 800818c:	d1ed      	bne.n	800816a <__swbuf_r+0x2a>
 800818e:	68a3      	ldr	r3, [r4, #8]
 8008190:	3b01      	subs	r3, #1
 8008192:	60a3      	str	r3, [r4, #8]
 8008194:	6823      	ldr	r3, [r4, #0]
 8008196:	1c5a      	adds	r2, r3, #1
 8008198:	6022      	str	r2, [r4, #0]
 800819a:	701e      	strb	r6, [r3, #0]
 800819c:	6962      	ldr	r2, [r4, #20]
 800819e:	1c43      	adds	r3, r0, #1
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d004      	beq.n	80081ae <__swbuf_r+0x6e>
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	07db      	lsls	r3, r3, #31
 80081a8:	d5e1      	bpl.n	800816e <__swbuf_r+0x2e>
 80081aa:	2e0a      	cmp	r6, #10
 80081ac:	d1df      	bne.n	800816e <__swbuf_r+0x2e>
 80081ae:	4621      	mov	r1, r4
 80081b0:	4628      	mov	r0, r5
 80081b2:	f7ff ff9d 	bl	80080f0 <_fflush_r>
 80081b6:	2800      	cmp	r0, #0
 80081b8:	d0d9      	beq.n	800816e <__swbuf_r+0x2e>
 80081ba:	e7d6      	b.n	800816a <__swbuf_r+0x2a>

080081bc <__swsetup_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	4b29      	ldr	r3, [pc, #164]	@ (8008264 <__swsetup_r+0xa8>)
 80081c0:	4605      	mov	r5, r0
 80081c2:	6818      	ldr	r0, [r3, #0]
 80081c4:	460c      	mov	r4, r1
 80081c6:	b118      	cbz	r0, 80081d0 <__swsetup_r+0x14>
 80081c8:	6a03      	ldr	r3, [r0, #32]
 80081ca:	b90b      	cbnz	r3, 80081d0 <__swsetup_r+0x14>
 80081cc:	f7ff fa2a 	bl	8007624 <__sinit>
 80081d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d4:	0719      	lsls	r1, r3, #28
 80081d6:	d422      	bmi.n	800821e <__swsetup_r+0x62>
 80081d8:	06da      	lsls	r2, r3, #27
 80081da:	d407      	bmi.n	80081ec <__swsetup_r+0x30>
 80081dc:	2209      	movs	r2, #9
 80081de:	602a      	str	r2, [r5, #0]
 80081e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081e4:	81a3      	strh	r3, [r4, #12]
 80081e6:	f04f 30ff 	mov.w	r0, #4294967295
 80081ea:	e033      	b.n	8008254 <__swsetup_r+0x98>
 80081ec:	0758      	lsls	r0, r3, #29
 80081ee:	d512      	bpl.n	8008216 <__swsetup_r+0x5a>
 80081f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081f2:	b141      	cbz	r1, 8008206 <__swsetup_r+0x4a>
 80081f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081f8:	4299      	cmp	r1, r3
 80081fa:	d002      	beq.n	8008202 <__swsetup_r+0x46>
 80081fc:	4628      	mov	r0, r5
 80081fe:	f7ff fb2b 	bl	8007858 <_free_r>
 8008202:	2300      	movs	r3, #0
 8008204:	6363      	str	r3, [r4, #52]	@ 0x34
 8008206:	89a3      	ldrh	r3, [r4, #12]
 8008208:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800820c:	81a3      	strh	r3, [r4, #12]
 800820e:	2300      	movs	r3, #0
 8008210:	6063      	str	r3, [r4, #4]
 8008212:	6923      	ldr	r3, [r4, #16]
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f043 0308 	orr.w	r3, r3, #8
 800821c:	81a3      	strh	r3, [r4, #12]
 800821e:	6923      	ldr	r3, [r4, #16]
 8008220:	b94b      	cbnz	r3, 8008236 <__swsetup_r+0x7a>
 8008222:	89a3      	ldrh	r3, [r4, #12]
 8008224:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800822c:	d003      	beq.n	8008236 <__swsetup_r+0x7a>
 800822e:	4621      	mov	r1, r4
 8008230:	4628      	mov	r0, r5
 8008232:	f000 f84f 	bl	80082d4 <__smakebuf_r>
 8008236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800823a:	f013 0201 	ands.w	r2, r3, #1
 800823e:	d00a      	beq.n	8008256 <__swsetup_r+0x9a>
 8008240:	2200      	movs	r2, #0
 8008242:	60a2      	str	r2, [r4, #8]
 8008244:	6962      	ldr	r2, [r4, #20]
 8008246:	4252      	negs	r2, r2
 8008248:	61a2      	str	r2, [r4, #24]
 800824a:	6922      	ldr	r2, [r4, #16]
 800824c:	b942      	cbnz	r2, 8008260 <__swsetup_r+0xa4>
 800824e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008252:	d1c5      	bne.n	80081e0 <__swsetup_r+0x24>
 8008254:	bd38      	pop	{r3, r4, r5, pc}
 8008256:	0799      	lsls	r1, r3, #30
 8008258:	bf58      	it	pl
 800825a:	6962      	ldrpl	r2, [r4, #20]
 800825c:	60a2      	str	r2, [r4, #8]
 800825e:	e7f4      	b.n	800824a <__swsetup_r+0x8e>
 8008260:	2000      	movs	r0, #0
 8008262:	e7f7      	b.n	8008254 <__swsetup_r+0x98>
 8008264:	20000030 	.word	0x20000030

08008268 <_sbrk_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4d06      	ldr	r5, [pc, #24]	@ (8008284 <_sbrk_r+0x1c>)
 800826c:	2300      	movs	r3, #0
 800826e:	4604      	mov	r4, r0
 8008270:	4608      	mov	r0, r1
 8008272:	602b      	str	r3, [r5, #0]
 8008274:	f7f8 fee0 	bl	8001038 <_sbrk>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_sbrk_r+0x1a>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_sbrk_r+0x1a>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	20000484 	.word	0x20000484

08008288 <__swhatbuf_r>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	460c      	mov	r4, r1
 800828c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008290:	2900      	cmp	r1, #0
 8008292:	b096      	sub	sp, #88	@ 0x58
 8008294:	4615      	mov	r5, r2
 8008296:	461e      	mov	r6, r3
 8008298:	da0d      	bge.n	80082b6 <__swhatbuf_r+0x2e>
 800829a:	89a3      	ldrh	r3, [r4, #12]
 800829c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082a0:	f04f 0100 	mov.w	r1, #0
 80082a4:	bf14      	ite	ne
 80082a6:	2340      	movne	r3, #64	@ 0x40
 80082a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082ac:	2000      	movs	r0, #0
 80082ae:	6031      	str	r1, [r6, #0]
 80082b0:	602b      	str	r3, [r5, #0]
 80082b2:	b016      	add	sp, #88	@ 0x58
 80082b4:	bd70      	pop	{r4, r5, r6, pc}
 80082b6:	466a      	mov	r2, sp
 80082b8:	f000 f848 	bl	800834c <_fstat_r>
 80082bc:	2800      	cmp	r0, #0
 80082be:	dbec      	blt.n	800829a <__swhatbuf_r+0x12>
 80082c0:	9901      	ldr	r1, [sp, #4]
 80082c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80082c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80082ca:	4259      	negs	r1, r3
 80082cc:	4159      	adcs	r1, r3
 80082ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082d2:	e7eb      	b.n	80082ac <__swhatbuf_r+0x24>

080082d4 <__smakebuf_r>:
 80082d4:	898b      	ldrh	r3, [r1, #12]
 80082d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082d8:	079d      	lsls	r5, r3, #30
 80082da:	4606      	mov	r6, r0
 80082dc:	460c      	mov	r4, r1
 80082de:	d507      	bpl.n	80082f0 <__smakebuf_r+0x1c>
 80082e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80082e4:	6023      	str	r3, [r4, #0]
 80082e6:	6123      	str	r3, [r4, #16]
 80082e8:	2301      	movs	r3, #1
 80082ea:	6163      	str	r3, [r4, #20]
 80082ec:	b003      	add	sp, #12
 80082ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082f0:	ab01      	add	r3, sp, #4
 80082f2:	466a      	mov	r2, sp
 80082f4:	f7ff ffc8 	bl	8008288 <__swhatbuf_r>
 80082f8:	9f00      	ldr	r7, [sp, #0]
 80082fa:	4605      	mov	r5, r0
 80082fc:	4639      	mov	r1, r7
 80082fe:	4630      	mov	r0, r6
 8008300:	f7ff fb16 	bl	8007930 <_malloc_r>
 8008304:	b948      	cbnz	r0, 800831a <__smakebuf_r+0x46>
 8008306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830a:	059a      	lsls	r2, r3, #22
 800830c:	d4ee      	bmi.n	80082ec <__smakebuf_r+0x18>
 800830e:	f023 0303 	bic.w	r3, r3, #3
 8008312:	f043 0302 	orr.w	r3, r3, #2
 8008316:	81a3      	strh	r3, [r4, #12]
 8008318:	e7e2      	b.n	80082e0 <__smakebuf_r+0xc>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	6020      	str	r0, [r4, #0]
 800831e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008322:	81a3      	strh	r3, [r4, #12]
 8008324:	9b01      	ldr	r3, [sp, #4]
 8008326:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800832a:	b15b      	cbz	r3, 8008344 <__smakebuf_r+0x70>
 800832c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008330:	4630      	mov	r0, r6
 8008332:	f000 f81d 	bl	8008370 <_isatty_r>
 8008336:	b128      	cbz	r0, 8008344 <__smakebuf_r+0x70>
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	f023 0303 	bic.w	r3, r3, #3
 800833e:	f043 0301 	orr.w	r3, r3, #1
 8008342:	81a3      	strh	r3, [r4, #12]
 8008344:	89a3      	ldrh	r3, [r4, #12]
 8008346:	431d      	orrs	r5, r3
 8008348:	81a5      	strh	r5, [r4, #12]
 800834a:	e7cf      	b.n	80082ec <__smakebuf_r+0x18>

0800834c <_fstat_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d07      	ldr	r5, [pc, #28]	@ (800836c <_fstat_r+0x20>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	4611      	mov	r1, r2
 8008358:	602b      	str	r3, [r5, #0]
 800835a:	f7f8 fe45 	bl	8000fe8 <_fstat>
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	d102      	bne.n	8008368 <_fstat_r+0x1c>
 8008362:	682b      	ldr	r3, [r5, #0]
 8008364:	b103      	cbz	r3, 8008368 <_fstat_r+0x1c>
 8008366:	6023      	str	r3, [r4, #0]
 8008368:	bd38      	pop	{r3, r4, r5, pc}
 800836a:	bf00      	nop
 800836c:	20000484 	.word	0x20000484

08008370 <_isatty_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4d06      	ldr	r5, [pc, #24]	@ (800838c <_isatty_r+0x1c>)
 8008374:	2300      	movs	r3, #0
 8008376:	4604      	mov	r4, r0
 8008378:	4608      	mov	r0, r1
 800837a:	602b      	str	r3, [r5, #0]
 800837c:	f7f8 fe44 	bl	8001008 <_isatty>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_isatty_r+0x1a>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_isatty_r+0x1a>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	20000484 	.word	0x20000484

08008390 <_init>:
 8008390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008392:	bf00      	nop
 8008394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008396:	bc08      	pop	{r3}
 8008398:	469e      	mov	lr, r3
 800839a:	4770      	bx	lr

0800839c <_fini>:
 800839c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839e:	bf00      	nop
 80083a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083a2:	bc08      	pop	{r3}
 80083a4:	469e      	mov	lr, r3
 80083a6:	4770      	bx	lr
