# Decks Switches Information
DRC  calibre BATCH YES []  
DRC  calibre LAYOUT_SYSTEM GDSII []  
DRC  calibre ANTENNA_RESULTS antenna.results []  
DRC  calibre DENSITY_RESULTS density.results []  
DRC  calibre RESULTS_DATABASE cell.results []  
DRC  calibre SUMMARY_REPORT drc_summary.report []  
DRC  calibre DESIGN_TYPE CELL []  
DRC  calibre IOTYPE IO_C4_71BUMP []  
DRC  calibre MIN_BUMP_PITCH DEFAULT []  
DRC  calibre C_ORIENTATION VERTICAL []  
DRC  calibre RECOMMENDED_RULES NO []  
DRC  calibre BOOLEAN_DEBUG NO []  
DRC  calibre ESD_DEBUG NO []  
DRC  calibre DO_SRULES YES []  
DRC  calibre MAX_BOUND_EXCLUD NO []  
DRC  calibre Tile_UNDER_SMALL_CELL_DEN_CHECK NO []  
DRC  calibre MARK_CENTERLINE YES []  
DRC  calibre OUTLINE_CHECK YES []  
DRC  calibre REMOVE_ELUP_BEVEL4 YES []  
DRC  calibre CELL_FINE_SS NO []  
DRC  calibre CUSTOM_CELL_SS YES []  
DRC  calibre CELL_SS 200 []  
DRC  calibre CUSTOM_CELL_BOUNDARY OUTLINE []  
DRC  calibre ERROR_LIMITATION UNLIMITED []  
DRC  calibre CHIP_DIE_COUNT OVER_5CHIP_SHOT []  
DRC  calibre STACKED_VIA_CHECK YES []  
DRC  calibre MPT_DP_FC_ComplianceCheck YES []  
DRC  calibre MPT_DP_CT_ComplianceCheck YES []  
DRC  calibre MPT_DP_CM_ComplianceCheck YES []  
DRC  calibre MPT_QP_M4_ComplianceCheck YES []  
DRC  calibre MPT_DP_FC_GenerateDB_OUT YES []  
DRC  calibre MPT_DP_CT_GenerateDB_OUT YES []  
DRC  calibre MPT_DP_CM_GenerateDB_OUT YES []  
DRC  calibre MPT_QP_M4_GenerateDB_OUT YES []  
DRC  calibre MPT_DP_CT_DFM_BALANCE NO []  
DRC  calibre MPT_DB_OUT_ALL_COMBINED NO []  
DRC  calibre MPT_DP_FC_DecompPreviewRDB NO []  
DRC  calibre MPT_DP_CT_DecompPreviewRDB NO []  
DRC  calibre MPT_DP_CM_DecompPreviewRDB NO []  
DRC  calibre MPT_QP_M4_DecompPreviewRDB NO []  
DRC  calibre BEOL_STACK 13M_4Mx_7Dx_2Iz_LB [] 13M_4Mx_7Dx_2Iz_LB 
DRC  calibre Via_Density_Under_Bump NO []  
DRC  icv d_ENV_DESIGN_TYPE dx_CELL []  
DRC  icv d_ENV_IOTYPE dx_IO_C4_71BUMP140 []  
DRC  icv d_ENV_C_ORIENTATION dx_VERTICAL []  
DRC  icv d_ENV_LAYOUT_SYSTEM dx_GDSII []  
DRC  icv d_ENV_MIN_BUMP_PITCH dx_DEFAULT []  
DRC  icv d_ENV_CHIP_DIE_COUNT dx_OVER_5CHIP_SHOT []  
DRC  icv d_ENV_CELL_FINE_SS dx_NO []  
DRC  icv d_ENV_CUSTOM_CELL_SS dx_YES []  
DRC  icv d_ENV_CELL_SS ON []  
DRC  icv CELL_SS 200 []  
DRC  icv d_ENV_CUSTOM_CELL_BOUNDARY dx_OUTLINE []  
DRC  icv d_ENV_DO_SRULES dx_YES []  
DRC  icv d_ENV_ESD_DEBUG dx_NO []  
DRC  icv d_ENV_VIA_DENSITY_UNDER_BUMP dx_NO []  
DRC  icv d_ENV_MAX_BOUND_EXCLUD dx_NO []  
DRC  icv d_ENV_OUTLINE_CHECK dx_YES []  
DRC  icv d_ENV_RECOMMENDED_RULES dx_NO []  
DRC  icv d_ENV_REMOVE_ELUP_BEVEL4 dx_YES []  
DRC  icv d_ENV_MPT_DB_OUT_ALL_COMBINED dx_NO []  
DRC  icv d_ENV_MPT_DP_CT_COMPLIANCECHECK dx_YES []  
DRC  icv d_ENV_MPT_DP_FC_COMPLIANCECHECK dx_YES []  
DRC  icv d_ENV_MPT_DP_CM_COMPLIANCECHECK dx_YES []  
DRC  icv d_ENV_MPT_QP_M4_COMPLIANCECHECK dx_YES []  
DRC  icv d_ENV_MPT_DP_CT_DECOMPPREVIEWRDB dx_NO []  
DRC  icv d_ENV_MPT_DP_FC_DECOMPPREVIEWRDB dx_NO []  
DRC  icv d_ENV_MPT_DP_CM_DECOMPPREVIEWRDB dx_NO []  
DRC  icv d_ENV_MPT_QP_M4_DECOMPPREVIEWRDB dx_NO []  
DRC  icv d_ENV_MPT_DP_CT_GENERATEDB_OUT dx_YES []  
DRC  icv d_ENV_MPT_DP_FC_GENERATEDB_OUT dx_YES []  
DRC  icv d_ENV_MPT_DP_CM_GENERATEDB_OUT dx_YES []  
DRC  icv d_ENV_MPT_QP_M4_GENERATEDB_OUT dx_YES []  
DRC  icv d_ENV_BEOL_STACK dx_13M_4MX_7DX_2IZ_LB [] 13M_4Mx_7Dx_2Iz_LB 
DRC  icv d_ENV_TILE_UNDER_SMALL_CELL_DEN_CHECK dx_NO []  
DRC  icv d_ENV_STACKED_VIA_CHECK dx_YES []  
DRC  icv d_ENV_ERROR_LIMITATION dx_UNLIMITED []  
DRC  icv d_ENV_MPT_DP_CT_DFM_BALANCE dx_NO []  
DRC  icv d_ENV_EXCLUDE_CELL OFF []  
LVS  calibre CUSTOM_INCLUDE FALSE []  
LVS  calibre LAYOUT_SYSTEM GDSII []  
LVS  calibre BUMP_CONNECTION NONE []  
LVS  calibre C_ORIENTATION VERTICAL []  
LVS  calibre PEX_RUN FALSE []  
LVS  calibre RETARGET FALSE []  
LVS  calibre STRESS FALSE []  
LVS  calibre EXTRACT_FILL_LAYERS TRUE []  
LVS  calibre EXTRACT_XPOS_YPOS FALSE []  
LVS  calibre EXTRACT_CT_LLE TRUE []  
LVS  calibre EXTRACT_MFNOI FALSE []  
LVS  calibre EXTRACT_MFNOI_WITH_LVS6_MARKER FALSE []  
LVS  calibre EXTRACT_FLTGATE_OVER_OUTLINE_ONLY TRUE []  
LVS  calibre CALIBRE_ECHO_RULE_FILE TRUE []  
LVS  calibre DONT_EXTRACT_FLT_GATE FALSE []  
LVS  calibre DONT_EXTRACT_TIED_GATE FALSE []  
LVS  calibre DONT_EXTRACT_PARASITIC_DIODES FALSE []  
LVS  calibre DONT_EXTRACT_PARASITIC_CAP FALSE []  
LVS  calibre DONT_EXTRACT_PARASITIC_CAP3 FALSE []  
LVS  calibre DONT_EXTRACT_SIJ_GATE FALSE []  
LVS  calibre LVS_PUSH_DEVICE_SEPARATE_PROPERTIES TRUE []  
LVS  calibre SARC_NEED_CCI FALSE []  
LVS  calibre XACT_FLOW FALSE []  
LVS  calibre SPLIT_LVSRES_METHODOLOGY TRUE []  
LVS  calibre CHECK_MOSFET_PLORIENT TRUE []  
LVS  calibre CHECK_MOSFET_NGCON TRUE []  
LVS  calibre CHECK_MOSFET_CPP TRUE []  
LVS  calibre CHECK_MOSFET_NF TRUE []  
LVS  calibre TRACE_RESISTANCE FALSE []  
LVS  calibre CHECK_RESISTOR_ORIENTATION TRUE []  
LVS  calibre CHECK_RESISTOR_R_CUT TRUE []  
LVS  calibre CHECK_ESD_AREA TRUE []  
LVS  calibre EXTRACT_CPP FALSE []  
LVS  calibre PARALLEL_MOS_REDUCTION TRUE []  
LVS  calibre RELAX_PARALLEL_MOS_REDUCTION FALSE []  
LVS  calibre LVS_PUSH_DEVICES TRUE []  
LVS  calibre NETLIST_PRE_LAYOUT_LOCAL TRUE []  
LVS  calibre SHORT_EQUIVALENT_NODES FALSE []  
LVS  calibre COMPARE_CASE TRUE []  
LVS  calibre PORT_DEPTH PRIMARY []  
LVS  calibre TEXT_DEPTH PRIMARY []  
LVS  calibre LVS_REPORT_MAX ALL []  
LVS  calibre LVS_PROPERTY_RESOLUTION_MAX 10000 []  
LVS  calibre LVS_FILTER_SHORT_TO_CHECK_LEAKAGE_THRU_FLTGATE TRUE []  
LVS  calibre RUN_ERC TRUE []  
LVS  calibre ERC_PORT_CREATION_FOR_CHIP_LEVEL FALSE []  
LVS  calibre RUN_ERC_FILL FALSE []  
LVS  calibre OUTPUT_RDB_ERC_FILL ERC_FILL_results.rdb []  
LVS  calibre PWR075 NONE0 []  
LVS  calibre PWR12 NONE1 []  
LVS  calibre PWR15 NONE2 []  
LVS  calibre PWR18 NONE3 []  
LVS  calibre GNDS NONE4 []  
LVS  calibre PWR075V NONE0V []  
LVS  calibre VPWR075 VNONE0 []  
LVS  calibre VPWR12 VNONE1 []  
LVS  calibre VPWR15 VNONE2 []  
LVS  calibre VPWR18 VNONE3 []  
LVS  calibre VGNDS VNONE4 []  
LVS  calibre BEOL_STACK 13M_4Mx_7Dx_2Iz_LB [] 13M_4Mx_7Dx_2Iz_LB 
LVS  icv EXIST_EQUIV_FILE FALSE []  
LVS  icv PRESERVE_CELLS vncap_rf*,vncap_2t*,vncap_base*,egncap_rf*,egncap_2t*,egncap*,ncap_rf*,ncap_2t*,ncap* []  
LVS  icv C_ORIENTATION VERTICAL []  
LVS  icv PEX_RUN FALSE []  
LVS  icv RETARGET FALSE []  
LVS  icv STRESS FALSE []  
LVS  icv EXTRACT_FILL_LAYERS TRUE []  
LVS  icv EXTRACT_CPP FALSE []  
LVS  icv EXTRACT_CT_LLE TRUE []  
LVS  icv EXTRACT_MFNOI FALSE []  
LVS  icv NETLIST_PRE_LAYOUT_LOCAL TRUE []  
LVS  icv SHORT_EQUIVALENT_NODES FALSE []  
LVS  icv SET_IGNORE_CASE FALSE []  
LVS  icv CONNECT_BY_NAME CONNECTED []  
LVS  icv NETLIST_WRITE FAILED []  
LVS  icv TRACE_SHORTS NO []  
LVS  icv CHECK_MOSFET_PLORIENT TRUE []  
LVS  icv CHECK_MOSFET_NGCON TRUE []  
LVS  icv CHECK_MOSFET_CPP TRUE []  
LVS  icv CHECK_MOSFET_NF TRUE []  
LVS  icv TRACE_RESISTANCE FALSE []  
LVS  icv CHECK_RESISTOR_ORIENTATION TRUE []  
LVS  icv CHECK_ESD_AREA TRUE []  
LVS  icv CHECK_RESISTOR_R_CUT TRUE []  
LVS  icv PARALLEL_MOS_REDUCTION TRUE []  
LVS  icv RELAX_PARALLEL_MOS_REDUCTION FALSE []  
LVS  icv DONT_EXTRACT_FLT_GATE FALSE []  
LVS  icv DONT_EXTRACT_TIED_GATE FALSE []  
LVS  icv DONT_EXTRACT_SIJ_GATE FALSE []  
LVS  icv DONT_EXTRACT_PARASITIC_DIODES FALSE []  
LVS  icv DONT_EXTRACT_PARASITIC_CAP FALSE []  
LVS  icv EXTRACT_FLTGATE_OVER_OUTLINE_ONLY TRUE []  
LVS  icv SPLIT_LVSRES_METHODOLOGY TRUE []  
LVS  icv BUMP_CONNECTION NONE []  
LVS  icv ERC_PORT_CREATION_FOR_CHIP_LEVEL FALSE []  
LVS  icv LVS_FILTER_SHORT_TO_CHECK_LEAKAGE_THRU_FLTGATE TRUE []  
LVS  icv CAP_FILTERS NONE []  
LVS  icv NDIO_FILTERS NONE []  
LVS  icv NMOS_FILTERS NONE []  
LVS  icv NPN_FILTERS NONE []  
LVS  icv PDIO_FILTERS NONE []  
LVS  icv PMOS_FILTERS NONE []  
LVS  icv PNP_FILTERS NONE []  
LVS  icv RES_FILTERS NONE []  
LVS  icv RUN_ERC TRUE []  
LVS  icv PWR075 NONE0,NONE00 []  
LVS  icv PWR12 NONE1,NONE11 []  
LVS  icv PWR15 NONE2,NONE22 []  
LVS  icv PWR18 NONE3,NONE33 []  
LVS  icv GNDS NONE8,NONE88 []  
LVS  icv PWR075V NONE7,NONE77 []  
LVS  icv VPWR075 VNONE0, VNONE00 []  
LVS  icv VPWR12 VNONE1, VNONE11 []  
LVS  icv VPWR15 VNONE2, VNONE22 []  
LVS  icv VPWR18 VNONE3, VNONE33 []  
LVS  icv VGNDS VNONE4, VNONE44 []  
LVS  icv VIRTUAL_CONNECT FALSE []  
LVS  icv DONT_EXTRACT_PARASITIC_CAP3 FALSE []  
LVS  icv RUN_ERC_FILL FALSE []  
LVS  icv LAYOUT_SYSTEM GDSII []  
LVS  icv EXTRACT_XPOS_YPOS FALSE []  
LVS  icv COMPARE_CASE TRUE []  
LVS  icv PORT_DEPTH PRIMARY []  
LVS  icv TEXT_DEPTH PRIMARY []  
LVS  icv ALL_PORTS_TEXTED TRUE []  
LVS  icv TEXTED_ZERO_PORT_HANDLING IGNORE []  
LVS  icv COMPARE_DEFINE_EMPTY_CELL_AS_DEVICE BOTH []  
PEX  star-rcxt TRANSLATE_RETAIN_BULK_LAYERS CONLY ALL_TO_CLOSEST_CONTACT []  
PEX  star-rcxt NETLIST_PASSIVE_PARAMS YES []  
PEX  star-rcxt IGNORE_CAPACITANCE ALL RETAIN_GATE_DIFFUSION_COUPLING []  
PEX  star-rcxt EXTRACTION RC []  
PEX  star-rcxt COUPLE_TO_GROUND NO []  
PEX  star-rcxt COUPLING_ABS_THRESHOLD 0 []  
PEX  star-rcxt COUPLING_REL_THRESHOLD 0 []  
PEX  star-rcxt COUPLING_REPORT_FILE not defined []  
PEX  star-rcxt NETLIST_FORMAT spf []  
PEX  star-rcxt SKIP_CELLS !* []  
PEX  star-rcxt NETLIST_INSTANCE_SECTION YES []  
PEX  star-rcxt NETLIST_SUBCKT YES []  
PEX  star-rcxt CASE_SENSITIVE YES []  
PEX  star-rcxt EXTRACT_VIA_CAPS YES []  
PEX  star-rcxt EXTRACT_RES_BODY_COUPLING YES []  
PEX  star-rcxt TRENCH_CONTACT_VIRTUAL_VIA_SEGMENTATION_RATIO 1 []  
PEX  star-rcxt REFERENCE_DIRECTION VERTICAL []  
PEX  star-rcxt TRANSLATE_FLOATING_AS_FILL YES []  
PEX  star-rcxt MULTIGATE_MODELS YES []  
PEX  star-rcxt DPT YES []  
PEX  star-rcxt LPE_PARAM pre_layout_local NORC 1 C 3 R 2 RC 0 PINOPERATION OR []  
PEX  star-rcxt LPE_DEVICES pre_layout_local dswnfetpd dswnfetwl dswpfetpu egnfet egpfet egvnfet egvpfet lshnfetpd lshnfetwl lshpfetpu lslnfet lslnfetpd lslnfetwl lslpfetpu lsrnfetpd lsrnfetwl lsrpfetpu lvtnfet lvtpfet nfet otpnfetwp otpnfetwr pfet slvtnfet slvtpfet []  
PEX  star-rcxt WIDE_DEVICE_TERM_RESISTANCE RES []  
PEX  star-rcxt MOS_GATE_DELTA_RESISTANCE YES []  
PEX  star-rcxt NETLIST_NODENAME_NETNAME YES []  
PEX  star-rcxt XREF_SWAP_MOS_SD_PROPERTY asej adej []  
PEX  star-rcxt XREF_SWAP_MOS_SD_PROPERTY psej pdej []  
PEX  star-rcxt SKIP_PCELLS vncap_rf* vncap_2t* vncap_base* egncap_rf* egncap_2t* egncap* ncap_rf* ncap_2t* ncap* nfincap_pcell_* nfincaphv_pcell_* []  
PEX  star-rcxt RETAIN_CAPACITANCE_CAP_MODELS vncap_rf vncap_2t vncap egncap_rf egncap_2t egncap ncap_rf ncap_2t ncap []  
PEX  star-rcxt COUPLE_TO_PCELL_PINS YES AUTOMATIC_CG_HANDLING []  
PEX  star-rcxt CASE_SENSITIVE YES []  
PEX  star-rcxt CONVERT_WARNING_TO_ERROR EX-414 SX-0781 []  
PEX  star-rcxt COUPLE_TO_GROUND NO []  
PEX  star-rcxt COUPLING_ABS_THRESHOLD 0 []  
PEX  star-rcxt COUPLING_MULTIPLIER 1 []  
PEX  star-rcxt COUPLING_REL_THRESHOLD 0 []  
PEX  star-rcxt DENSITY_BASED_THICKNESS YES []  
PEX  star-rcxt EXTRACTION RC []  
PEX  star-rcxt EXTRACT_RES_BODY_COUPLING YES []  
PEX  star-rcxt EXTRACT_VIA_CAPS YES []  
PEX  star-rcxt HIERARCHICAL_SEPARATOR . []  
PEX  star-rcxt IGNORE_GATE_CHANNEL_CAPACITANCE YES []  
PEX  star-rcxt INSTANCE_PORT_OPEN_CONDUCTANCE 1000 []  
PEX  star-rcxt MAX_TC2_FILTER_ERROR 0.0 []  
PEX  star-rcxt MAX_VIRTUAL_VIA_SEGMENTATION_NUMBER 100 []  
PEX  star-rcxt NETLIST_COMMENTED_PARAMS NO []  
PEX  star-rcxt NETLIST_CONNECT_SECTION YES []  
PEX  star-rcxt NETLIST_DEVICE_LOCATION_ORIENTATION COMMENT []  
PEX  star-rcxt NETLIST_GROUND_NODE_NAME 0 []  
PEX  star-rcxt NETLIST_INSTANCE_SECTION YES []  
PEX  star-rcxt NETLIST_MERGE_SHORTED_PORTS NO []  
PEX  star-rcxt NETLIST_MINCAP_THRESHOLD 0 []  
PEX  star-rcxt NETLIST_MINRES_HANDLING MERGE []  
PEX  star-rcxt NETLIST_MINRES_THRESHOLD 0 []  
PEX  star-rcxt NETLIST_NODENAME_NETNAME YES []  
PEX  star-rcxt NETLIST_NODE_SECTION NO []  
PEX  star-rcxt NETLIST_REMOVE_DANGLING_BRANCHES NO []  
PEX  star-rcxt NETLIST_SELECT_NETS * []  
PEX  star-rcxt NETLIST_SUBCKT YES []  
PEX  star-rcxt NETLIST_TAIL_COMMENTS NO []  
PEX  star-rcxt NETLIST_TOTALCAP_THRESHOLD 0 []  
PEX  star-rcxt NET_TYPE SCHEMATIC []  
PEX  star-rcxt POWER_EXTRACT YES []  
PEX  star-rcxt POWER_REDUCTION NO []  
PEX  star-rcxt REDUCTION NO []  
PEX  star-rcxt REMOVE_DANGLING_NETS NO []  
PEX  star-rcxt REMOVE_FLOATING_NETS NO []  
PEX  star-rcxt SHORT_PINS YES []  
PEX  star-rcxt SKIP_CELLS !* []  
PEX  star-rcxt TEMPERATURE_SENSITIVITY YES []  
PEX  star-rcxt TRANSLATE_FLOATING_AS_FILL YES []  
PEX  star-rcxt TRANSLATE_RETAIN_BULK_LAYERS CONLY ALL_TO_CLOSEST_CONTACT []  
PEX  star-rcxt TRANSLATE_VIA_FILLS YES []  
PEX  star-rcxt WIDE_DEVICE_TERM_RESISTANCE RES []  
PEX  star-rcxt XREF YES []  
PEX  star-rcxt POWER_NETS not defined []  
PEX  star-rcxt OPERATING_TEMPERATURE not defined []  
PEX  star-rcxt NETLIST_POSTPROCESS_COMMAND sed s/^XX/X/Ig []  
PEX  star-rcxt NUM_CORES 4 []  
PEX  star-rcxt SUBSTRATE_EXTRACTION NO []  
PEX  star-rcxt XTOR_GPD NO []  
Utility Dummy Fill calibre BEOL_STACK 13M_4Mx_7Dx_2Iz_LB [] 13M_4Mx_7Dx_2Iz_LB 
Utility Dummy Fill calibre LAYOUT_SYSTEM GDSII []  
Utility Dummy Fill calibre OUTPUT_LAYOUT_SYSTEM GDSII []  
Utility Dummy Fill calibre C_ORIENTATION VERTICAL []  
Utility Dummy Fill calibre DESIGN_TYPE CELL []  
Utility Dummy Fill calibre MIM_SET OFF []  
Utility Dummy Fill calibre BEOL_EXCLUD_OPT BEOL_EXCL_OPT1_ON []  
Utility Dummy Fill calibre MULTI_LAYER BEOL []  
Utility Dummy Fill calibre SELECT_LAYER ALL []  
Utility Dummy Fill calibre MIMCAP_OPTION 2PLATE_ON []  
Utility Dummy Fill calibre FEOL_EXCLUD_OPT FEOL_EXCL_OPT1_ON []  
Utility Dummy Fill icv C_ORIENTATION VERTICAL []  
Utility Dummy Fill icv DESIGN_TYPE CELL []  
Utility Dummy Fill icv OUTPUT_MODE_OASIS FALSE []  
Utility Dummy Fill icv FILL_SELECT FEOL_ONLY []  
Utility Dummy Fill icv MIM_SET OFF []  
Utility Dummy Fill icv FEOL_EXCLUD_OPT FEOL_EXCL_OPT1_ON []  
Utility Dummy Fill icv V0_REMOVAL_FOR_NW_SHORT OFF []  
Utility Dummy Fill icv BEOL_STACK 13M_4Mx_7Dx_2Iz_LB [] 13M_4Mx_7Dx_2Iz_LB 
Utility Dummy Fill icv BEOL_EXCLUD_OPT BEOL_EXCL_OPT1_ON []  
Utility Floating Net Checker icv d_ENV_C_ORIENTATION dx_VERTICAL []  
Utility Floating Net Checker icv d_ENV_DESIGN_TYPE dx_CELL []  
Utility Floating Net Checker icv d_ENV_ERROR_LIMITATION dx_UNLIMITED []  
Utility Floating Net Checker icv d_ENV_BEOL_STACK dx_MET_13M_4MX_7DX_2IZ_LB [] 13M_4Mx_7Dx_2Iz_LB 
Utility DFM Design Kits icv PM_LIB_Dx_1 PM_Dx_all []  
Utility DFM Design Kits icv d_13M_4Mx_7Dx_1Gx_1Iz_LB 0 [] 13M_4Mx_7Dx_2Iz_LB 
Utility DFM Design Kits icv d_14M_4Mx_8Dx_2Iz_LB 0 [] 13M_4Mx_7Dx_2Iz_LB 
Utility DFM Design Kits icv d_13M_4Mx_7Dx_2Iz_LB 1 [] 13M_4Mx_7Dx_2Iz_LB 
Utility DFM Design Kits icv d_ENV_DFMR_MODE 1 []  
Utility DFM Design Kits icv d_ENV_PRIMITIVE_MODE 0 []  
Utility DFM Design Kits icv d_ENV_C_ORIENTATION dx_VERTICAL []  
# Decks Changes Information
#LVS  icv compare( define_empty_cell_as_device = BOTH ); 
 
 []  
