(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvsgt (bvsdiv #x008fb363  #xde4e36cd ) (bvmul #x4f975d6e  bv_1)) (bvule (bvmul bv_4 #xb34f960b ) (bvshl bv_0 bv_2))))
(assert (and (bvugt (bvadd bv_3 #x55fbd8e2 ) (bvshl bv_2 bv_0)) (bvugt (bvashr bv_1 #xef44c564 ) (bvudiv bv_2 bv_0))))
(assert (=> (=> (bvult bv_1 bv_0) (bvsge #xaf8b243a  bv_3)) (bvsle (bvashr bv_1 bv_0) (bvand bv_0 #x839f2298 ))))
(assert (=> (and (bvsgt bv_3 #xe317eb4e ) (bvsge bv_0 #x3a5a65e2 )) (bvuge (bvshl bv_4 #x57a9e33a ) (bvsrem #x711d7a27  #xa0a94c6c ))))
(assert (and (bvult (bvand #xc554ace4  #x6e452fe7 ) (bvnand bv_3 #xca5ce737 )) (bvule (bvor #x6e83e223  #x00a8dab5 ) (bvand #x681dc1e4  #xe6820acf ))))
(check-sat)
(exit)
