Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0ba81cacdbd049e8b498a21e71b543a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cenrreg(width=64)
Compiling module xil_defaultlib.preg(width=64)
Compiling module xil_defaultlib.cenrreg(width=3)
Compiling module xil_defaultlib.preg(width=3)
Compiling module xil_defaultlib.cenrreg(width=4)
Compiling module xil_defaultlib.preg(width=4)
Compiling module xil_defaultlib.cenrreg(width=1)
Compiling module xil_defaultlib.preg(width=1)
Compiling module xil_defaultlib.split
Compiling module xil_defaultlib.align
Compiling module xil_defaultlib.pc_increment
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cc
Compiling module xil_defaultlib.cond
Compiling module xil_defaultlib.ram(addrsize=60)
Compiling module xil_defaultlib.bmemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
