Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 31 10:08:33 2024
| Host         : fortune running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proc_top_control_sets_placed.rpt
| Design       : proc_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           27 |
| No           | No                    | Yes                    |             211 |           65 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             236 |           58 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                 Enable Signal                                                 |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_top/u_mips/u_controller/u_aludec/alucontrol_reg[2]/G0    |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/aluop_o_reg[1]/G0      |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/aluop_o_reg[0]/G0      |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/memtoreg_o_reg/G0      |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/regdst_o_reg/G0        |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/alusrc_o_reg_i_2_n_0   |                                                                                                               | u_top/u_mips/u_controller/u_maindec/memtoreg_o_reg_i_2_n_0                                                                                                |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/jump_o_reg_i_1_n_0     |                                                                                                               | u_top/u_mips/u_controller/u_maindec/jump_o_reg_i_2_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_top/u_mips/u_controller/u_maindec/E[0]                   |                                                                                                               | u_top/u_mips/u_controller/u_maindec/AR[0]                                                                                                                 |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  clk_run_BUFG                                               |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  clk_run_BUFG                                               |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                1 |              2 |         2.00 |
|  u_top/u_mips/u_controller/u_maindec/memwrite_o_reg_i_2_n_0 |                                                                                                               | u_top/u_mips/u_controller/u_maindec/memwrite_o_reg_i_3_n_0                                                                                                |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk_run_BUFG                                               |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/reg_addr0                                                                          | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                1 |              5 |         5.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/reg_rd_cnt[4]_i_1_n_0                                                              | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |              5 |         2.50 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/mem_addr_set_en                                                                    | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | divide/p_0_in                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/qword_cmd[31]_i_1_n_0                                                              | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |              8 |         4.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/qword_cmd[23]_i_1_n_0                                                              | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |              8 |         4.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/qword_cmd[15]_i_1_n_0                                                              | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_uart_top/u_uart_tx/sampleData                                                                 | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_uart_top/inner_rx_ready                                                                       | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                1 |              8 |         8.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/cmd_reg[7]_i_1_n_0                                                                 | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                1 |              8 |         8.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/qword_cmd[7]_i_1_n_0                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                3 |              8 |         2.67 |
|  clk_run_BUFG                                               |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_uart_top/u_uart_rx/reg_bit_count_next                                                         | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |             11 |         5.50 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                2 |             12 |         6.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                3 |             16 |         5.33 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  |                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             18 |         4.50 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/E[0]                                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |               12 |             31 |         2.58 |
|  clk_i_IBUF_BUFG                                            | u_sys_monitor/u_debug_core/c_state_reg[1]_0[0]                                                                | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                8 |             32 |         4.00 |
|  clk_run_BUFG                                               | u_sys_monitor/u_debug_core/bp_set                                                                             | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                7 |             32 |         4.57 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               |                                                                                                                                                           |               11 |             49 |         4.45 |
|  clk_run_BUFG                                               |                                                                                                               |                                                                                                                                                           |               11 |             50 |         4.55 |
|  clk_i_IBUF_BUFG                                            |                                                                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |               26 |             89 |         3.42 |
|  clk_run_BUFG                                               |                                                                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |               29 |             90 |         3.10 |
|  clk_run_BUFG                                               | u_top/u_mips/u_controller/u_maindec/monitor_list[1]                                                           |                                                                                                                                                           |               18 |            144 |         8.00 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


