Analysis & Synthesis report for calculette_v3
Wed Sep 29 17:20:31 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_entity|full_ir_receiver:IR|nec_receiver:irRec|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: full_ir_receiver:IR|nec_receiver:irRec
 14. Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1
 16. Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img"
 21. Port Connectivity Checks: "calculator4bits:calculette|hdmi_de10:hdmi_out0"
 22. Port Connectivity Checks: "calculator4bits:calculette"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 29 17:20:31 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; calculette_v3                               ;
; Top-level Entity Name              ; top_entity                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 903                                         ;
;     Total combinational functions  ; 877                                         ;
;     Dedicated logic registers      ; 208                                         ;
; Total registers                    ; 208                                         ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_entity         ; calculette_v3      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; src/nec_receiver.vhd             ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd     ;         ;
; src/hex_to_7_seg.vhd             ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd     ;         ;
; src/full_ir_receiver.vhd         ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd ;         ;
; src/cmplt2.vhd                   ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd           ;         ;
; src/cmplt1.vhd                   ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt1.vhd           ;         ;
; src/Test_CLA_state.vhd           ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd   ;         ;
; src/buzzer.vhd                   ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd           ;         ;
; src/sep_diz_unit.vhd             ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd     ;         ;
; src/multi_4bits.vhd              ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd      ;         ;
; src/hdmi_de10.vhd                ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd        ;         ;
; src/hdmi.vhd                     ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd             ;         ;
; src/controlMulti.vhd             ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd     ;         ;
; src/controlAdd.vhd               ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd       ;         ;
; src/choix_afficheur.vhd          ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd  ;         ;
; src/calculette.vhd               ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd       ;         ;
; src/add_4bits.vhd                ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd        ;         ;
; src/7segments.vhd                ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd        ;         ;
; src/top_entity.vhd               ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf           ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/aglobal181.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_add_sub.inc        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/multcore.inc           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/bypassff.inc           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/altshift.inc           ;         ;
; db/mult_9js.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf          ;         ;
; db/mult_6cs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; db/lpm_divide_v9o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf    ;         ;
; db/abs_divider_4ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf   ;         ;
; db/alt_u_div_see.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf     ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf       ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf       ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 903         ;
;                                             ;             ;
; Total combinational functions               ; 877         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 470         ;
;     -- 3 input functions                    ; 163         ;
;     -- <=2 input functions                  ; 244         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 668         ;
;     -- arithmetic mode                      ; 209         ;
;                                             ;             ;
; Total registers                             ; 208         ;
;     -- Dedicated logic registers            ; 208         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 85          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 166         ;
; Total fan-out                               ; 3575        ;
; Average fan-out                             ; 2.85        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                            ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_entity                                 ; 877 (51)            ; 208 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 85   ; 0            ; 0          ; |top_entity                                                                                                                                                    ; top_entity          ; work         ;
;    |calculator4bits:calculette|             ; 456 (4)             ; 56 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette                                                                                                                         ; calculator4bits     ; work         ;
;       |CLA:CLA0|                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|CLA:CLA0                                                                                                                ; CLA                 ; work         ;
;       |ErorControlMulti:controlMulti|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti                                                                                           ; ErorControlMulti    ; work         ;
;       |add4bits:add0|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|add4bits:add0                                                                                                           ; add4bits            ; work         ;
;       |choix_display:choix_d0|              ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|choix_display:choix_d0                                                                                                  ; choix_display       ; work         ;
;       |hdmi_de10:hdmi_out0|                 ; 208 (6)             ; 48 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|hdmi_de10:hdmi_out0                                                                                                     ; hdmi_de10           ; work         ;
;          |result_img:res_img|               ; 202 (202)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img                                                                                  ; result_img          ; work         ;
;       |multi4bits:multi0|                   ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|multi4bits:multi0                                                                                                       ; multi4bits          ; work         ;
;          |lpm_mult:Mult0|                   ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0                                                                                        ; lpm_mult            ; work         ;
;             |mult_9js:auto_generated|       ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated                                                                ; mult_9js            ; work         ;
;          |lpm_mult:Mult1|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1                                                                                        ; lpm_mult            ; work         ;
;             |mult_6cs:auto_generated|       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated                                                                ; mult_6cs            ; work         ;
;       |seg7:ledA0|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledA0                                                                                                              ; seg7                ; work         ;
;       |seg7:ledA1|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledA1                                                                                                              ; seg7                ; work         ;
;       |seg7:ledB0|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledB0                                                                                                              ; seg7                ; work         ;
;       |seg7:ledB1|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledB1                                                                                                              ; seg7                ; work         ;
;       |seg7:ledRes0|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledRes0                                                                                                            ; seg7                ; work         ;
;       |seg7:ledRes1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|seg7:ledRes1                                                                                                            ; seg7                ; work         ;
;       |separateur_diz_unit:sepA|            ; 36 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA                                                                                                ; separateur_diz_unit ; work         ;
;          |lpm_divide:Div0|                  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0                                                                                ; lpm_divide          ; work         ;
;             |lpm_divide_v9o:auto_generated| ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0|lpm_divide_v9o:auto_generated                                                  ; lpm_divide_v9o      ; work         ;
;                |abs_divider_4ag:divider|    ; 17 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider                          ; abs_divider_4ag     ; work         ;
;                   |alt_u_div_see:divider|   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|alt_u_div_see:divider    ; alt_u_div_see       ; work         ;
;                   |lpm_abs_o99:my_abs_num|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|lpm_abs_o99:my_abs_num   ; lpm_abs_o99         ; work         ;
;       |separateur_diz_unit:sepB|            ; 36 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB                                                                                                ; separateur_diz_unit ; work         ;
;          |lpm_divide:Div0|                  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0                                                                                ; lpm_divide          ; work         ;
;             |lpm_divide_v9o:auto_generated| ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0|lpm_divide_v9o:auto_generated                                                  ; lpm_divide_v9o      ; work         ;
;                |abs_divider_4ag:divider|    ; 17 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider                          ; abs_divider_4ag     ; work         ;
;                   |alt_u_div_see:divider|   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|alt_u_div_see:divider    ; alt_u_div_see       ; work         ;
;                   |lpm_abs_o99:my_abs_num|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|lpm_abs_o99:my_abs_num   ; lpm_abs_o99         ; work         ;
;       |separateur_diz_unit:sepRes|          ; 47 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes                                                                                              ; separateur_diz_unit ; work         ;
;          |lpm_divide:Div0|                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0                                                                              ; lpm_divide          ; work         ;
;             |lpm_divide_v9o:auto_generated| ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0|lpm_divide_v9o:auto_generated                                                ; lpm_divide_v9o      ; work         ;
;                |abs_divider_4ag:divider|    ; 29 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider                        ; abs_divider_4ag     ; work         ;
;                   |alt_u_div_see:divider|   ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|alt_u_div_see:divider  ; alt_u_div_see       ; work         ;
;                   |lpm_abs_o99:my_abs_num|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|lpm_abs_o99:my_abs_num ; lpm_abs_o99         ; work         ;
;    |full_ir_receiver:IR|                    ; 370 (104)           ; 152 (33)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR                                                                                                                                ; full_ir_receiver    ; work         ;
;       |nec_receiver:irRec|                  ; 238 (238)           ; 119 (119)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec                                                                                                             ; nec_receiver        ; work         ;
;       |seg7:hex01|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR|seg7:hex01                                                                                                                     ; seg7                ; work         ;
;       |seg7:hex02|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR|seg7:hex02                                                                                                                     ; seg7                ; work         ;
;       |seg7:hex04|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR|seg7:hex04                                                                                                                     ; seg7                ; work         ;
;       |seg7:hex05|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|full_ir_receiver:IR|seg7:hex05                                                                                                                     ; seg7                ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_entity|full_ir_receiver:IR|nec_receiver:irRec|state                                                                                               ;
+--------------------------+------------------+-----------------+--------------------------+-------------------+-------------------------+------------------+------------+
; Name                     ; state.check_data ; state.read_data ; state.check_LC_off_count ; state.read_LC_off ; state.check_LC_on_count ; state.read_LC_on ; state.init ;
+--------------------------+------------------+-----------------+--------------------------+-------------------+-------------------------+------------------+------------+
; state.init               ; 0                ; 0               ; 0                        ; 0                 ; 0                       ; 0                ; 0          ;
; state.read_LC_on         ; 0                ; 0               ; 0                        ; 0                 ; 0                       ; 1                ; 1          ;
; state.check_LC_on_count  ; 0                ; 0               ; 0                        ; 0                 ; 1                       ; 0                ; 1          ;
; state.read_LC_off        ; 0                ; 0               ; 0                        ; 1                 ; 0                       ; 0                ; 1          ;
; state.check_LC_off_count ; 0                ; 0               ; 1                        ; 0                 ; 0                       ; 0                ; 1          ;
; state.read_data          ; 0                ; 1               ; 0                        ; 0                 ; 0                       ; 0                ; 1          ;
; state.check_data         ; 1                ; 0               ; 0                        ; 0                 ; 0                       ; 0                ; 1          ;
+--------------------------+------------------+-----------------+--------------------------+-------------------+-------------------------+------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                     ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; calculator4bits:calculette|CLA:CLA0|eror                                          ; Stuck at VCC due to stuck port data_in                                                 ;
; calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[4,14,23]   ; Merged with calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[6]  ;
; calculator4bits:calculette|CLA:CLA0|result[1..3]                                  ; Merged with calculator4bits:calculette|CLA:CLA0|result[0]                              ;
; calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[20,22]     ; Merged with calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[13] ;
; calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[5,7,15,21] ; Merged with calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[12] ;
; calculator4bits:calculette|CLA:CLA0|result[0]                                     ; Stuck at GND due to stuck port data_in                                                 ;
; calculator4bits:calculette|CLA:CLA0|erorCLA                                       ; Stuck at VCC due to stuck port data_in                                                 ;
; full_ir_receiver:IR|old_data_1[2]                                                 ; Stuck at GND due to stuck port data_in                                                 ;
; full_ir_receiver:IR|old_data_4[2]                                                 ; Stuck at GND due to stuck port data_in                                                 ;
; full_ir_receiver:IR|old_data_1[1]                                                 ; Merged with full_ir_receiver:IR|old_data_1[3]                                          ;
; full_ir_receiver:IR|old_data_4[1]                                                 ; Merged with full_ir_receiver:IR|old_data_4[3]                                          ;
; Total Number of Removed Registers = 19                                            ;                                                                                        ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register        ;
+------------------------------------------+---------------------------+-----------------------------------------------+
; calculator4bits:calculette|CLA:CLA0|eror ; Stuck at VCC              ; calculator4bits:calculette|CLA:CLA0|result[0] ;
;                                          ; due to stuck port data_in ;                                               ;
+------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 208   ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|LC_on_counter[14]                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|LC_off_counter[8]                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|clock_counter[8]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|data_counter[31]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_6[0]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_3[1]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_4[2]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|data_reg[19]                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|nec_receiver:irRec|shift_reg[29]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_entity|calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|h_count[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_entity|calculator4bits:calculette|CLA:CLA0|OPeBCLA[2]                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_entity|calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|v_count[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_1[3]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_entity|calculator4bits:calculette|CLA:CLA0|OPeACLA[3]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_5[1]                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top_entity|full_ir_receiver:IR|old_data_2[0]                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_entity|calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[13]   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|A[1]                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_entity|full_ir_receiver:IR|B[3]                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_entity|HEX0                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_entity|HEX3                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_entity|HEX5                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_entity|calculator4bits:calculette|tempOpeB[2]                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_entity|calculator4bits:calculette|choix_display:choix_d0|Mux2                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_entity|HEX1                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_ir_receiver:IR|nec_receiver:irRec ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; lc_on_max      ; 450000 ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                             ;
+------------------------------------------------+----------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                          ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                          ;
; LPM_WIDTHP                                     ; 8        ; Untyped                                          ;
; LPM_WIDTHR                                     ; 8        ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                          ;
; LATENCY                                        ; 0        ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_9js ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                          ;
+------------------------------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                             ;
+------------------------------------------------+----------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                          ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                          ;
; LPM_WIDTHP                                     ; 8        ; Untyped                                          ;
; LPM_WIDTHR                                     ; 8        ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                          ;
; LATENCY                                        ; 0        ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_6cs ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                          ;
+------------------------------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_v9o ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_v9o ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator4bits:calculette|separateur_diz_unit:sepA|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_v9o ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 2                                                           ;
; Entity Instance                       ; calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                           ;
;     -- LPM_WIDTHB                     ; 4                                                           ;
;     -- LPM_WIDTHP                     ; 8                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                                           ;
;     -- LPM_WIDTHB                     ; 4                                                           ;
;     -- LPM_WIDTHP                     ; 8                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; de_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator4bits:calculette|hdmi_de10:hdmi_out0"                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; res_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calculator4bits:calculette"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; modesout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 208                         ;
;     CLR               ; 1                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 31                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 69                          ;
;     plain             ; 65                          ;
; cycloneiii_lcell_comb ; 882                         ;
;     arith             ; 209                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 65                          ;
;     normal            ; 673                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 470                         ;
;                       ;                             ;
; Max LUT depth         ; 29.40                       ;
; Average LUT depth     ; 10.40                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 29 17:20:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/nec_receiver.vhd
    Info (12022): Found design unit 1: nec_receiver-bvh File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd Line: 21
    Info (12023): Found entity 1: nec_receiver File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/hex_to_7_seg.vhd
    Info (12022): Found design unit 1: hex_to_7_seg-behavior File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd Line: 11
    Info (12023): Found entity 1: hex_to_7_seg File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/full_ir_receiver.vhd
    Info (12022): Found design unit 1: full_ir_receiver-behav File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd Line: 26
    Info (12023): Found entity 1: full_ir_receiver File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/cmplt2.vhd
    Info (12022): Found design unit 1: complement_2-archi_complement_2 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd Line: 12
    Info (12023): Found entity 1: complement_2 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/cmplt1.vhd
    Info (12022): Found design unit 1: complement_1-archi_complement_1 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt1.vhd Line: 11
    Info (12023): Found entity 1: complement_1 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/test_cla_state.vhd
    Info (12022): Found design unit 1: CLA-behaviorCLA File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 29
    Info (12023): Found entity 1: CLA File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/buzzer.vhd
    Info (12022): Found design unit 1: buzzer-Behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd Line: 16
    Info (12023): Found entity 1: buzzer File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/sep_diz_unit.vhd
    Info (12022): Found design unit 1: separateur_diz_unit-archi_sep_diz_unit File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 12
    Info (12023): Found entity 1: separateur_diz_unit File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 5
Warning (12019): Can't analyze file -- file src/preCLA.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/multi_4bits.vhd
    Info (12022): Found design unit 1: multi4bits-archi_multi4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 12
    Info (12023): Found entity 1: multi4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmi_de10.vhd
    Info (12022): Found design unit 1: hdmi_de10-archi_hdmi_de10 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd Line: 20
    Info (12023): Found entity 1: hdmi_de10 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmi.vhd
    Info (12022): Found design unit 1: result_img-behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd Line: 20
    Info (12023): Found entity 1: result_img File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/controlmulti.vhd
    Info (12022): Found design unit 1: ErorControlMulti-archi_errorMulti File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 12
    Info (12023): Found entity 1: ErorControlMulti File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/controladd.vhd
    Info (12022): Found design unit 1: ErorControlAdd-archi_errorAdd File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd Line: 10
    Info (12023): Found entity 1: ErorControlAdd File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/choix_afficheur.vhd
    Info (12022): Found design unit 1: choix_display-archi_choix_display File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd Line: 11
    Info (12023): Found entity 1: choix_display File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/calculette.vhd
    Info (12022): Found design unit 1: calculator4bits-behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 36
    Info (12023): Found entity 1: calculator4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/add_4bits.vhd
    Info (12022): Found design unit 1: add4bits-archi_add4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd Line: 12
    Info (12023): Found entity 1: add4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/7segments.vhd
    Info (12022): Found design unit 1: seg7-archi_seg7 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd Line: 11
    Info (12023): Found entity 1: seg7 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd Line: 4
Warning (12019): Can't analyze file -- file output_files/cmplt1.vhd is missing
Warning (12019): Can't analyze file -- file output_files/cmplt2.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/top_entity.vhd
    Info (12022): Found design unit 1: top_entity-behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 39
    Info (12023): Found entity 1: top_entity File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 5
Info (12127): Elaborating entity "top_entity" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at top_entity.vhd(106): signal "TempHEX01" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 106
Warning (10492): VHDL Process Statement warning at top_entity.vhd(107): signal "TempHEX11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 107
Warning (10492): VHDL Process Statement warning at top_entity.vhd(108): signal "TempHEX21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 108
Warning (10492): VHDL Process Statement warning at top_entity.vhd(109): signal "TempHEX31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 109
Warning (10492): VHDL Process Statement warning at top_entity.vhd(110): signal "TempHEX41" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 110
Warning (10492): VHDL Process Statement warning at top_entity.vhd(111): signal "TempHEX51" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 111
Info (12128): Elaborating entity "full_ir_receiver" for hierarchy "full_ir_receiver:IR" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 47
Info (12128): Elaborating entity "nec_receiver" for hierarchy "full_ir_receiver:IR|nec_receiver:irRec" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at nec_receiver.vhd(55): object "temp" assigned a value but never read File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at nec_receiver.vhd(66): object "LG_reg" assigned a value but never read File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd Line: 66
Info (12128): Elaborating entity "seg7" for hierarchy "full_ir_receiver:IR|seg7:hex00" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd Line: 194
Info (12128): Elaborating entity "calculator4bits" for hierarchy "calculator4bits:calculette" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at calculette.vhd(18): used implicit default value for signal "cinCLA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 18
Warning (10812): VHDL warning at calculette.vhd(261): sensitivity list already contains mode File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 261
Warning (10812): VHDL warning at calculette.vhd(272): sensitivity list already contains mode File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 272
Info (12129): Elaborating entity "add4bits" using architecture "A:archi_add4bits" for hierarchy "calculator4bits:calculette|add4bits:add0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 61
Warning (10492): VHDL Process Statement warning at add_4bits.vhd(32): signal "ResTemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd Line: 32
Warning (10492): VHDL Process Statement warning at add_4bits.vhd(41): signal "ResTemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd Line: 41
Info (12128): Elaborating entity "ErorControlAdd" for hierarchy "calculator4bits:calculette|ErorControlAdd:controlAdd" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 71
Info (12128): Elaborating entity "multi4bits" for hierarchy "calculator4bits:calculette|multi4bits:multi0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 92
Info (12128): Elaborating entity "ErorControlMulti" for hierarchy "calculator4bits:calculette|ErorControlMulti:controlMulti" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 101
Warning (10492): VHDL Process Statement warning at controlMulti.vhd(23): signal "ErorOverFlow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 23
Warning (10492): VHDL Process Statement warning at controlMulti.vhd(31): signal "ResSigne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 31
Warning (10492): VHDL Process Statement warning at controlMulti.vhd(32): signal "ErorSigne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 32
Warning (10492): VHDL Process Statement warning at controlMulti.vhd(32): signal "ErorOverFlow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 32
Warning (10631): VHDL Process Statement warning at controlMulti.vhd(18): inferring latch(es) for signal or variable "ErorSigne", which holds its previous value in one or more paths through the process File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 18
Info (10041): Inferred latch for "ErorSigne" at controlMulti.vhd(18) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd Line: 18
Info (12128): Elaborating entity "complement_2" for hierarchy "calculator4bits:calculette|complement_2:cmplt2A0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 112
Info (12128): Elaborating entity "complement_1" for hierarchy "calculator4bits:calculette|complement_2:cmplt2A0|complement_1:cmplt1" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd Line: 15
Info (12128): Elaborating entity "CLA" for hierarchy "calculator4bits:calculette|CLA:CLA0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 132
Warning (10631): VHDL Process Statement warning at Test_CLA_state.vhd(32): inferring latch(es) for signal or variable "counter", which holds its previous value in one or more paths through the process File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 32
Info (10041): Inferred latch for "counter[0]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[1]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[2]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[3]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[4]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[5]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[6]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[7]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[8]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[9]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[10]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[11]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[12]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[13]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[14]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[15]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[16]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[17]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[18]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[19]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[20]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[21]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[22]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[23]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[24]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[25]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[26]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[27]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[28]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[29]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[30]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (10041): Inferred latch for "counter[31]" at Test_CLA_state.vhd(36) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd Line: 36
Info (12128): Elaborating entity "choix_display" for hierarchy "calculator4bits:calculette|choix_display:choix_d0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 158
Info (12128): Elaborating entity "separateur_diz_unit" for hierarchy "calculator4bits:calculette|separateur_diz_unit:sepA" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 172
Info (12128): Elaborating entity "hdmi_de10" for hierarchy "calculator4bits:calculette|hdmi_de10:hdmi_out0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd Line: 286
Info (12129): Elaborating entity "result_img" using architecture "A:behavioral" for hierarchy "calculator4bits:calculette|hdmi_de10:hdmi_out0|result_img:res_img" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd Line: 45
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calculator4bits:calculette|multi4bits:multi0|Mult0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calculator4bits:calculette|multi4bits:multi0|Mult1" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator4bits:calculette|separateur_diz_unit:sepRes|Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator4bits:calculette|separateur_diz_unit:sepB|Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator4bits:calculette|separateur_diz_unit:sepA|Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
Info (12130): Elaborated megafunction instantiation "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 30
Info (12133): Instantiated megafunction "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9js.tdf
    Info (12023): Found entity 1: mult_9js File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 35
Info (12133): Instantiated megafunction "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd Line: 35
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6cs.tdf
    Info (12023): Found entity 1: mult_6cs File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
Info (12133): Instantiated megafunction "calculator4bits:calculette|separateur_diz_unit:sepRes|lpm_divide:Div0" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_v9o.tdf
    Info (12023): Found entity 1: lpm_divide_v9o File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf
    Info (12023): Found entity 1: abs_divider_4ag File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
Info (12133): Instantiated megafunction "calculator4bits:calculette|separateur_diz_unit:sepB|lpm_divide:Div0" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le2a[4]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 39
        Warning (14320): Synthesized away node "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le2a[3]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 39
        Warning (14320): Synthesized away node "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le4a[4]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 40
        Warning (14320): Synthesized away node "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le4a[3]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 40
        Warning (14320): Synthesized away node "calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf Line: 42
Info (13014): Ignored 83 buffer(s)
    Info (13016): Ignored 18 CARRY_SUM buffer(s)
    Info (13019): Ignored 65 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cinCLA" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "resCLA[0]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 28
    Warning (15610): No output dependent on input pin "resCLA[1]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 28
    Warning (15610): No output dependent on input pin "resCLA[2]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 28
    Warning (15610): No output dependent on input pin "resCLA[3]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 28
    Warning (15610): No output dependent on input pin "coutCLA" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd Line: 29
Info (21057): Implemented 997 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 912 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Wed Sep 29 17:20:31 2021
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:42


