|PiQpskModem
rst => rst.IN1
clk => clk.IN7
clk4 => clk4.IN1
din[0] => dint[0].DATAIN
din[1] => dint[1].DATAIN
din[2] => dint[2].DATAIN
din[3] => dint[3].DATAIN
din[4] => dint[4].DATAIN
din[5] => dint[5].DATAIN
din[6] => dint[6].DATAIN
din[7] => dint[7].DATAIN
dout[0] <= douttem[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= douttem[1].DB_MAX_OUTPUT_PORT_TYPE
bitsync <= bit_sync.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[1] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[2] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[3] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[4] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[5] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[6] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[7] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[8] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[9] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[10] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[11] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[12] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[13] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[14] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[15] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[16] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_source_data[17] <= bpf_ast:bpf_ast_inst.ast_source_data
ast_sink_ready <= bpf_ast:bpf_ast_inst.ast_sink_ready
ast_source_valid <= bpf_ast:bpf_ast_inst.ast_source_valid
ast_source_error[0] <= bpf_ast:bpf_ast_inst.ast_source_error
ast_source_error[1] <= bpf_ast:bpf_ast_inst.ast_source_error


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_121:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_121:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.clk
clk => bpf_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_121:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_121:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[17]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_121:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[1]


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_2lh1:auto_generated.data[0]
data[1] => scfifo_2lh1:auto_generated.data[1]
data[2] => scfifo_2lh1:auto_generated.data[2]
data[3] => scfifo_2lh1:auto_generated.data[3]
data[4] => scfifo_2lh1:auto_generated.data[4]
data[5] => scfifo_2lh1:auto_generated.data[5]
data[6] => scfifo_2lh1:auto_generated.data[6]
data[7] => scfifo_2lh1:auto_generated.data[7]
data[8] => scfifo_2lh1:auto_generated.data[8]
data[9] => scfifo_2lh1:auto_generated.data[9]
q[0] <= scfifo_2lh1:auto_generated.q[0]
q[1] <= scfifo_2lh1:auto_generated.q[1]
q[2] <= scfifo_2lh1:auto_generated.q[2]
q[3] <= scfifo_2lh1:auto_generated.q[3]
q[4] <= scfifo_2lh1:auto_generated.q[4]
q[5] <= scfifo_2lh1:auto_generated.q[5]
q[6] <= scfifo_2lh1:auto_generated.q[6]
q[7] <= scfifo_2lh1:auto_generated.q[7]
q[8] <= scfifo_2lh1:auto_generated.q[8]
q[9] <= scfifo_2lh1:auto_generated.q[9]
wrreq => scfifo_2lh1:auto_generated.wrreq
rdreq => scfifo_2lh1:auto_generated.rdreq
clock => scfifo_2lh1:auto_generated.clock
aclr => scfifo_2lh1:auto_generated.aclr
sclr => scfifo_2lh1:auto_generated.sclr
empty <= scfifo_2lh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_2lh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_2lh1:auto_generated.usedw[0]
usedw[1] <= scfifo_2lh1:auto_generated.usedw[1]
usedw[2] <= scfifo_2lh1:auto_generated.usedw[2]


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated
aclr => a_dpfifo_rv81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_rv81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_rv81:dpfifo.data[0]
data[1] => a_dpfifo_rv81:dpfifo.data[1]
data[2] => a_dpfifo_rv81:dpfifo.data[2]
data[3] => a_dpfifo_rv81:dpfifo.data[3]
data[4] => a_dpfifo_rv81:dpfifo.data[4]
data[5] => a_dpfifo_rv81:dpfifo.data[5]
data[6] => a_dpfifo_rv81:dpfifo.data[6]
data[7] => a_dpfifo_rv81:dpfifo.data[7]
data[8] => a_dpfifo_rv81:dpfifo.data[8]
data[9] => a_dpfifo_rv81:dpfifo.data[9]
empty <= a_dpfifo_rv81:dpfifo.empty
q[0] <= a_dpfifo_rv81:dpfifo.q[0]
q[1] <= a_dpfifo_rv81:dpfifo.q[1]
q[2] <= a_dpfifo_rv81:dpfifo.q[2]
q[3] <= a_dpfifo_rv81:dpfifo.q[3]
q[4] <= a_dpfifo_rv81:dpfifo.q[4]
q[5] <= a_dpfifo_rv81:dpfifo.q[5]
q[6] <= a_dpfifo_rv81:dpfifo.q[6]
q[7] <= a_dpfifo_rv81:dpfifo.q[7]
q[8] <= a_dpfifo_rv81:dpfifo.q[8]
q[9] <= a_dpfifo_rv81:dpfifo.q[9]
rdreq => a_dpfifo_rv81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_rv81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_rv81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_rv81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_rv81:dpfifo.usedw[2]
wrreq => a_dpfifo_rv81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_gsf1:FIFOram.clock0
clock => altsyncram_gsf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_gsf1:FIFOram.data_a[0]
data[1] => altsyncram_gsf1:FIFOram.data_a[1]
data[2] => altsyncram_gsf1:FIFOram.data_a[2]
data[3] => altsyncram_gsf1:FIFOram.data_a[3]
data[4] => altsyncram_gsf1:FIFOram.data_a[4]
data[5] => altsyncram_gsf1:FIFOram.data_a[5]
data[6] => altsyncram_gsf1:FIFOram.data_a[6]
data[7] => altsyncram_gsf1:FIFOram.data_a[7]
data[8] => altsyncram_gsf1:FIFOram.data_a[8]
data[9] => altsyncram_gsf1:FIFOram.data_a[9]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_gsf1:FIFOram.q_b[0]
q[1] <= altsyncram_gsf1:FIFOram.q_b[1]
q[2] <= altsyncram_gsf1:FIFOram.q_b[2]
q[3] <= altsyncram_gsf1:FIFOram.q_b[3]
q[4] <= altsyncram_gsf1:FIFOram.q_b[4]
q[5] <= altsyncram_gsf1:FIFOram.q_b[5]
q[6] <= altsyncram_gsf1:FIFOram.q_b[6]
q[7] <= altsyncram_gsf1:FIFOram.q_b[7]
q[8] <= altsyncram_gsf1:FIFOram.q_b[8]
q[9] <= altsyncram_gsf1:FIFOram.q_b[9]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_gsf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_gsf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|altsyncram_gsf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore
clk => clk.IN114
rst => rst.IN51
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
clk_en => clk_en.IN98
done <= scv_ctrl:ctrl.done
rdy_to_ld <= scv_ctrl:ctrl.rdy_to_ld
fir_result[0] <= lc_store_cen:Ures_reg.q
fir_result[1] <= lc_store_cen:Ures_reg.q
fir_result[2] <= lc_store_cen:Ures_reg.q
fir_result[3] <= lc_store_cen:Ures_reg.q
fir_result[4] <= lc_store_cen:Ures_reg.q
fir_result[5] <= lc_store_cen:Ures_reg.q
fir_result[6] <= lc_store_cen:Ures_reg.q
fir_result[7] <= lc_store_cen:Ures_reg.q
fir_result[8] <= lc_store_cen:Ures_reg.q
fir_result[9] <= lc_store_cen:Ures_reg.q
fir_result[10] <= lc_store_cen:Ures_reg.q
fir_result[11] <= lc_store_cen:Ures_reg.q
fir_result[12] <= lc_store_cen:Ures_reg.q
fir_result[13] <= lc_store_cen:Ures_reg.q
fir_result[14] <= lc_store_cen:Ures_reg.q
fir_result[15] <= lc_store_cen:Ures_reg.q
fir_result[16] <= lc_store_cen:Ures_reg.q
fir_result[17] <= lc_store_cen:Ures_reg.q


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|lc_store_cen:Udin
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
gclk_en => always0.IN0
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
ce => always0.IN1
data_in[0] => q.DATAB
data_in[1] => q.DATAB
data_in[2] => q.DATAB
data_in[3] => q.DATAB
data_in[4] => q.DATAB
data_in[5] => q.DATAB
data_in[6] => q.DATAB
data_in[7] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_0_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_1_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_2_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_3_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_4_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_5_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_6_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_7_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_8_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_9_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_10_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_11_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_12_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_13_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_14_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_15_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_16_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_17_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_18_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_19_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_20_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_21_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_22_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_23_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_24_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_25_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_26_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_27_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_28_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_29_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_30_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|tdl_da_lc:tdl_ff_31_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN9
ain[1] => Add0.IN8
ain[2] => Add0.IN7
ain[3] => Add0.IN6
ain[4] => Add0.IN5
ain[5] => Add0.IN4
ain[6] => Add0.IN3
ain[7] => Add0.IN1
ain[7] => Add0.IN2
bin[0] => Add0.IN18
bin[1] => Add0.IN17
bin[2] => Add0.IN16
bin[3] => Add0.IN15
bin[4] => Add0.IN14
bin[5] => Add0.IN13
bin[6] => Add0.IN12
bin[7] => Add0.IN10
bin[7] => Add0.IN11
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_0_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_1_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].PRESET
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_2_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_3_n
rst => reg0[0].PRESET
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_4_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_5_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_6_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_7_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_8_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_9_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_10_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_11_n
rst => reg0[0].PRESET
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].PRESET
rst => reg0[5].ACLR
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_12_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_13_n
rst => reg0[0].PRESET
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].PRESET
rst => reg0[6].ACLR
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_14_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|msft_lt_32:Ucoef_15_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].PRESET
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_0_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_0_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_1_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_1_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_2_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_2_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_3_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_3_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_4_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_4_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_5_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_5_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_6_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_6_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_7_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_7_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_8_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_8_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_9_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_9_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_10_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_10_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_11_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_11_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_12_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_12_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_13_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_13_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_14_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_14_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mlu_inf_2reg:Umlu_15_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|mac_tl:Umtl_15_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_0_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_1_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_2_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_3_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_4_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_5_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_6_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_c_cen:Uaddl_0_n_7_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:Uaddl_1_n_0_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:Uaddl_1_n_1_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:Uaddl_1_n_2_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_cen:Uaddl_1_n_3_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_reg_top_cen:Uaddl_2_n_0_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_reg_top_cen:Uaddl_2_n_1_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|sadd_reg_top_cen:Uaddl_3_n_0_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => bin_reg[20].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
clk => ain_reg[20].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => bin_reg[20].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
gclk_en => ain_reg[20].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
ain[20] => ain_reg[20].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
bin[20] => bin_reg[20].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|lc_store_cen:Ures_reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
gclk_en => always0.IN0
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
ce => always0.IN1
data_in[0] => q.DATAB
data_in[1] => q.DATAB
data_in[2] => q.DATAB
data_in[3] => q.DATAB
data_in[4] => q.DATAB
data_in[5] => q.DATAB
data_in[6] => q.DATAB
data_in[7] => q.DATAB
data_in[8] => q.DATAB
data_in[9] => q.DATAB
data_in[10] => q.DATAB
data_in[11] => q.DATAB
data_in[12] => q.DATAB
data_in[13] => q.DATAB
data_in[14] => q.DATAB
data_in[15] => q.DATAB
data_in[16] => q.DATAB
data_in[17] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|bpf:u1|bpf_ast:bpf_ast_inst|bpf_st:fircore|scv_ctrl:ctrl
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => flag.OUTPUTSELECT
rst => done_int.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => output_ch_id.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
clk => rdy_int~reg0.CLK
clk => rdy_to_ld~reg0.CLK
clk => output_ch_id[0]~reg0.CLK
clk => done~reg0.CLK
clk => done_early.CLK
clk => done_int~reg0.CLK
clk => flag.CLK
clk => dly_p[1].CLK
clk => dly_p[2].CLK
clk => dly_p[3].CLK
clk => dly_p[4].CLK
clk => dly_p[5].CLK
clk => dly_p[6].CLK
clk => dly_p[7].CLK
clk => dly_p[8].CLK
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => always1.IN1
clk_en => done_int.OUTPUTSELECT
clk_en => done_early.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
clk_en => output_ch_id.OUTPUTSELECT
clk_en => always6.IN1
clk_en => rdy_int.OUTPUTSELECT
done_int <= done_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
coef_ld <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ld <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
output_ch_id[0] <= output_ch_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[1] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[2] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[3] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[4] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[5] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[6] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[7] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[8] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[9] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[10] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[11] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[12] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[13] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[14] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[15] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[16] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_source_data[17] <= h_bpf_ast:h_bpf_ast_inst.ast_source_data
ast_sink_ready <= h_bpf_ast:h_bpf_ast_inst.ast_sink_ready
ast_source_valid <= h_bpf_ast:h_bpf_ast_inst.ast_source_valid
ast_source_error[0] <= h_bpf_ast:h_bpf_ast_inst.ast_source_error
ast_source_error[1] <= h_bpf_ast:h_bpf_ast_inst.ast_source_error


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_121:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_121:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.clk
clk => h_bpf_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_121:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_121:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[17]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_121:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[1]


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_2lh1:auto_generated.data[0]
data[1] => scfifo_2lh1:auto_generated.data[1]
data[2] => scfifo_2lh1:auto_generated.data[2]
data[3] => scfifo_2lh1:auto_generated.data[3]
data[4] => scfifo_2lh1:auto_generated.data[4]
data[5] => scfifo_2lh1:auto_generated.data[5]
data[6] => scfifo_2lh1:auto_generated.data[6]
data[7] => scfifo_2lh1:auto_generated.data[7]
data[8] => scfifo_2lh1:auto_generated.data[8]
data[9] => scfifo_2lh1:auto_generated.data[9]
q[0] <= scfifo_2lh1:auto_generated.q[0]
q[1] <= scfifo_2lh1:auto_generated.q[1]
q[2] <= scfifo_2lh1:auto_generated.q[2]
q[3] <= scfifo_2lh1:auto_generated.q[3]
q[4] <= scfifo_2lh1:auto_generated.q[4]
q[5] <= scfifo_2lh1:auto_generated.q[5]
q[6] <= scfifo_2lh1:auto_generated.q[6]
q[7] <= scfifo_2lh1:auto_generated.q[7]
q[8] <= scfifo_2lh1:auto_generated.q[8]
q[9] <= scfifo_2lh1:auto_generated.q[9]
wrreq => scfifo_2lh1:auto_generated.wrreq
rdreq => scfifo_2lh1:auto_generated.rdreq
clock => scfifo_2lh1:auto_generated.clock
aclr => scfifo_2lh1:auto_generated.aclr
sclr => scfifo_2lh1:auto_generated.sclr
empty <= scfifo_2lh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_2lh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_2lh1:auto_generated.usedw[0]
usedw[1] <= scfifo_2lh1:auto_generated.usedw[1]
usedw[2] <= scfifo_2lh1:auto_generated.usedw[2]


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated
aclr => a_dpfifo_rv81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_rv81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_rv81:dpfifo.data[0]
data[1] => a_dpfifo_rv81:dpfifo.data[1]
data[2] => a_dpfifo_rv81:dpfifo.data[2]
data[3] => a_dpfifo_rv81:dpfifo.data[3]
data[4] => a_dpfifo_rv81:dpfifo.data[4]
data[5] => a_dpfifo_rv81:dpfifo.data[5]
data[6] => a_dpfifo_rv81:dpfifo.data[6]
data[7] => a_dpfifo_rv81:dpfifo.data[7]
data[8] => a_dpfifo_rv81:dpfifo.data[8]
data[9] => a_dpfifo_rv81:dpfifo.data[9]
empty <= a_dpfifo_rv81:dpfifo.empty
q[0] <= a_dpfifo_rv81:dpfifo.q[0]
q[1] <= a_dpfifo_rv81:dpfifo.q[1]
q[2] <= a_dpfifo_rv81:dpfifo.q[2]
q[3] <= a_dpfifo_rv81:dpfifo.q[3]
q[4] <= a_dpfifo_rv81:dpfifo.q[4]
q[5] <= a_dpfifo_rv81:dpfifo.q[5]
q[6] <= a_dpfifo_rv81:dpfifo.q[6]
q[7] <= a_dpfifo_rv81:dpfifo.q[7]
q[8] <= a_dpfifo_rv81:dpfifo.q[8]
q[9] <= a_dpfifo_rv81:dpfifo.q[9]
rdreq => a_dpfifo_rv81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_rv81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_rv81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_rv81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_rv81:dpfifo.usedw[2]
wrreq => a_dpfifo_rv81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_gsf1:FIFOram.clock0
clock => altsyncram_gsf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_gsf1:FIFOram.data_a[0]
data[1] => altsyncram_gsf1:FIFOram.data_a[1]
data[2] => altsyncram_gsf1:FIFOram.data_a[2]
data[3] => altsyncram_gsf1:FIFOram.data_a[3]
data[4] => altsyncram_gsf1:FIFOram.data_a[4]
data[5] => altsyncram_gsf1:FIFOram.data_a[5]
data[6] => altsyncram_gsf1:FIFOram.data_a[6]
data[7] => altsyncram_gsf1:FIFOram.data_a[7]
data[8] => altsyncram_gsf1:FIFOram.data_a[8]
data[9] => altsyncram_gsf1:FIFOram.data_a[9]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_gsf1:FIFOram.q_b[0]
q[1] <= altsyncram_gsf1:FIFOram.q_b[1]
q[2] <= altsyncram_gsf1:FIFOram.q_b[2]
q[3] <= altsyncram_gsf1:FIFOram.q_b[3]
q[4] <= altsyncram_gsf1:FIFOram.q_b[4]
q[5] <= altsyncram_gsf1:FIFOram.q_b[5]
q[6] <= altsyncram_gsf1:FIFOram.q_b[6]
q[7] <= altsyncram_gsf1:FIFOram.q_b[7]
q[8] <= altsyncram_gsf1:FIFOram.q_b[8]
q[9] <= altsyncram_gsf1:FIFOram.q_b[9]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_gsf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_gsf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|altsyncram_gsf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_2lh1:auto_generated|a_dpfifo_rv81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore
clk => clk.IN114
rst => rst.IN51
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
clk_en => clk_en.IN98
done <= scv_ctrl:ctrl.done
rdy_to_ld <= scv_ctrl:ctrl.rdy_to_ld
fir_result[0] <= lc_store_cen:Ures_reg.q
fir_result[1] <= lc_store_cen:Ures_reg.q
fir_result[2] <= lc_store_cen:Ures_reg.q
fir_result[3] <= lc_store_cen:Ures_reg.q
fir_result[4] <= lc_store_cen:Ures_reg.q
fir_result[5] <= lc_store_cen:Ures_reg.q
fir_result[6] <= lc_store_cen:Ures_reg.q
fir_result[7] <= lc_store_cen:Ures_reg.q
fir_result[8] <= lc_store_cen:Ures_reg.q
fir_result[9] <= lc_store_cen:Ures_reg.q
fir_result[10] <= lc_store_cen:Ures_reg.q
fir_result[11] <= lc_store_cen:Ures_reg.q
fir_result[12] <= lc_store_cen:Ures_reg.q
fir_result[13] <= lc_store_cen:Ures_reg.q
fir_result[14] <= lc_store_cen:Ures_reg.q
fir_result[15] <= lc_store_cen:Ures_reg.q
fir_result[16] <= lc_store_cen:Ures_reg.q
fir_result[17] <= lc_store_cen:Ures_reg.q


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|lc_store_cen:Udin
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
gclk_en => always0.IN0
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
ce => always0.IN1
data_in[0] => q.DATAB
data_in[1] => q.DATAB
data_in[2] => q.DATAB
data_in[3] => q.DATAB
data_in[4] => q.DATAB
data_in[5] => q.DATAB
data_in[6] => q.DATAB
data_in[7] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_0_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_1_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_2_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_3_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_4_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_5_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_6_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_7_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_8_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_9_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_10_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_11_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_12_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_13_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_14_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_15_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_16_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_17_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_18_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_19_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_20_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_21_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_22_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_23_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_24_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_25_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_26_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_27_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_28_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_29_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_30_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|tdl_da_lc:tdl_ff_31_ch_0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|ssub_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
ain[0] => Add0.IN18
ain[1] => Add0.IN17
ain[2] => Add0.IN16
ain[3] => Add0.IN15
ain[4] => Add0.IN14
ain[5] => Add0.IN13
ain[6] => Add0.IN12
ain[7] => Add0.IN10
ain[7] => Add0.IN11
bin[0] => Add0.IN9
bin[1] => Add0.IN8
bin[2] => Add0.IN7
bin[3] => Add0.IN6
bin[4] => Add0.IN5
bin[5] => Add0.IN4
bin[6] => Add0.IN3
bin[7] => Add0.IN1
bin[7] => Add0.IN2
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_0_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].PRESET
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_1_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_2_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_3_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_4_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_5_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_6_n
rst => reg0[0].ACLR
rst => reg0[1].PRESET
rst => reg0[2].PRESET
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_7_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_8_n
rst => reg0[0].PRESET
rst => reg0[1].PRESET
rst => reg0[2].ACLR
rst => reg0[3].PRESET
rst => reg0[4].PRESET
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_9_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_10_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].PRESET
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].PRESET
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_11_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_12_n
rst => reg0[0].ACLR
rst => reg0[1].PRESET
rst => reg0[2].PRESET
rst => reg0[3].ACLR
rst => reg0[4].PRESET
rst => reg0[5].PRESET
rst => reg0[6].PRESET
rst => reg0[7].PRESET
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_13_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_14_n
rst => reg0[0].PRESET
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].PRESET
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|msft_lt_32:Ucoef_15_n
rst => reg0[0].ACLR
rst => reg0[1].ACLR
rst => reg0[2].ACLR
rst => reg0[3].ACLR
rst => reg0[4].ACLR
rst => reg0[5].ACLR
rst => reg0[6].ACLR
rst => reg0[7].ACLR
rst => reg0[8].ACLR
clk => reg0[0].CLK
clk => reg0[1].CLK
clk => reg0[2].CLK
clk => reg0[3].CLK
clk => reg0[4].CLK
clk => reg0[5].CLK
clk => reg0[6].CLK
clk => reg0[7].CLK
clk => reg0[8].CLK
data_in[0] => r0_comb[0].DATAB
data_in[1] => r0_comb[1].DATAB
data_in[2] => r0_comb[2].DATAB
data_in[3] => r0_comb[3].DATAB
data_in[4] => r0_comb[4].DATAB
data_in[5] => r0_comb[5].DATAB
data_in[6] => r0_comb[6].DATAB
data_in[7] => r0_comb[7].DATAB
data_in[8] => r0_comb[8].DATAB
clk_en => always1.IN0
data_out[0] <= reg0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg0[8].DB_MAX_OUTPUT_PORT_TYPE
we => r0_comb[8].OUTPUTSELECT
we => r0_comb[7].OUTPUTSELECT
we => r0_comb[6].OUTPUTSELECT
we => r0_comb[5].OUTPUTSELECT
we => r0_comb[4].OUTPUTSELECT
we => r0_comb[3].OUTPUTSELECT
we => r0_comb[2].OUTPUTSELECT
we => r0_comb[1].OUTPUTSELECT
we => r0_comb[0].OUTPUTSELECT
we => always1.IN1


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_0_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_0_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_1_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_1_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_2_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_2_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_3_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_3_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_4_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_4_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_5_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_5_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_6_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_6_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_7_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_7_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_8_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_8_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_9_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_9_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_10_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_10_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_11_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_11_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_12_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_12_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_13_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_13_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_14_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_14_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mlu_inf_2reg:Umlu_15_n
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
clk_en => mlu_out[0]~reg0.ENA
clk_en => data_reg[0].ENA
clk_en => mlu_out[1]~reg0.ENA
clk_en => mlu_out[2]~reg0.ENA
clk_en => mlu_out[3]~reg0.ENA
clk_en => mlu_out[4]~reg0.ENA
clk_en => mlu_out[5]~reg0.ENA
clk_en => mlu_out[6]~reg0.ENA
clk_en => mlu_out[7]~reg0.ENA
clk_en => mlu_out[8]~reg0.ENA
clk_en => mlu_out[9]~reg0.ENA
clk_en => mlu_out[10]~reg0.ENA
clk_en => mlu_out[11]~reg0.ENA
clk_en => mlu_out[12]~reg0.ENA
clk_en => mlu_out[13]~reg0.ENA
clk_en => mlu_out[14]~reg0.ENA
clk_en => mlu_out[15]~reg0.ENA
clk_en => mlu_out[16]~reg0.ENA
clk_en => mlu_out[17]~reg0.ENA
clk_en => data_reg[1].ENA
clk_en => data_reg[2].ENA
clk_en => data_reg[3].ENA
clk_en => data_reg[4].ENA
clk_en => data_reg[5].ENA
clk_en => data_reg[6].ENA
clk_en => data_reg[7].ENA
clk_en => data_reg[8].ENA
clk_en => coef_reg[0].ENA
clk_en => coef_reg[1].ENA
clk_en => coef_reg[2].ENA
clk_en => coef_reg[3].ENA
clk_en => coef_reg[4].ENA
clk_en => coef_reg[5].ENA
clk_en => coef_reg[6].ENA
clk_en => coef_reg[7].ENA
clk_en => coef_reg[8].ENA
coef_in[0] => coef_reg[0].DATAIN
coef_in[1] => coef_reg[1].DATAIN
coef_in[2] => coef_reg[2].DATAIN
coef_in[3] => coef_reg[3].DATAIN
coef_in[4] => coef_reg[4].DATAIN
coef_in[5] => coef_reg[5].DATAIN
coef_in[6] => coef_reg[6].DATAIN
coef_in[7] => coef_reg[7].DATAIN
coef_in[8] => coef_reg[8].DATAIN
mlu_out[0] <= mlu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[1] <= mlu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[2] <= mlu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[3] <= mlu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[4] <= mlu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[5] <= mlu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[6] <= mlu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[7] <= mlu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[8] <= mlu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[9] <= mlu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[10] <= mlu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[11] <= mlu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[12] <= mlu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[13] <= mlu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[14] <= mlu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[15] <= mlu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[16] <= mlu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mlu_out[17] <= mlu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mlu_out[0]~reg0.CLK
clk => mlu_out[1]~reg0.CLK
clk => mlu_out[2]~reg0.CLK
clk => mlu_out[3]~reg0.CLK
clk => mlu_out[4]~reg0.CLK
clk => mlu_out[5]~reg0.CLK
clk => mlu_out[6]~reg0.CLK
clk => mlu_out[7]~reg0.CLK
clk => mlu_out[8]~reg0.CLK
clk => mlu_out[9]~reg0.CLK
clk => mlu_out[10]~reg0.CLK
clk => mlu_out[11]~reg0.CLK
clk => mlu_out[12]~reg0.CLK
clk => mlu_out[13]~reg0.CLK
clk => mlu_out[14]~reg0.CLK
clk => mlu_out[15]~reg0.CLK
clk => mlu_out[16]~reg0.CLK
clk => mlu_out[17]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => coef_reg[0].CLK
clk => coef_reg[1].CLK
clk => coef_reg[2].CLK
clk => coef_reg[3].CLK
clk => coef_reg[4].CLK
clk => coef_reg[5].CLK
clk => coef_reg[6].CLK
clk => coef_reg[7].CLK
clk => coef_reg[8].CLK


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|mac_tl:Umtl_15_n
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_0_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_1_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_2_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_3_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_4_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_5_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_6_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_c_cen:Uaddl_0_n_7_n
clk => ~NO_FANOUT~
gclk_en => ~NO_FANOUT~
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_cen:Uaddl_1_n_0_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_cen:Uaddl_1_n_1_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_cen:Uaddl_1_n_2_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_cen:Uaddl_1_n_3_n
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
gclk_en => res[17]~reg0.ENA
gclk_en => res[18]~reg0.ENA
gclk_en => res[19]~reg0.ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_reg_top_cen:Uaddl_2_n_0_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_reg_top_cen:Uaddl_2_n_1_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|sadd_reg_top_cen:Uaddl_3_n_0_n
clk => bin_reg[0].CLK
clk => bin_reg[1].CLK
clk => bin_reg[2].CLK
clk => bin_reg[3].CLK
clk => bin_reg[4].CLK
clk => bin_reg[5].CLK
clk => bin_reg[6].CLK
clk => bin_reg[7].CLK
clk => bin_reg[8].CLK
clk => bin_reg[9].CLK
clk => bin_reg[10].CLK
clk => bin_reg[11].CLK
clk => bin_reg[12].CLK
clk => bin_reg[13].CLK
clk => bin_reg[14].CLK
clk => bin_reg[15].CLK
clk => bin_reg[16].CLK
clk => bin_reg[17].CLK
clk => bin_reg[18].CLK
clk => bin_reg[19].CLK
clk => bin_reg[20].CLK
clk => ain_reg[0].CLK
clk => ain_reg[1].CLK
clk => ain_reg[2].CLK
clk => ain_reg[3].CLK
clk => ain_reg[4].CLK
clk => ain_reg[5].CLK
clk => ain_reg[6].CLK
clk => ain_reg[7].CLK
clk => ain_reg[8].CLK
clk => ain_reg[9].CLK
clk => ain_reg[10].CLK
clk => ain_reg[11].CLK
clk => ain_reg[12].CLK
clk => ain_reg[13].CLK
clk => ain_reg[14].CLK
clk => ain_reg[15].CLK
clk => ain_reg[16].CLK
clk => ain_reg[17].CLK
clk => ain_reg[18].CLK
clk => ain_reg[19].CLK
clk => ain_reg[20].CLK
gclk_en => bin_reg[0].ENA
gclk_en => bin_reg[1].ENA
gclk_en => bin_reg[2].ENA
gclk_en => bin_reg[3].ENA
gclk_en => bin_reg[4].ENA
gclk_en => bin_reg[5].ENA
gclk_en => bin_reg[6].ENA
gclk_en => bin_reg[7].ENA
gclk_en => bin_reg[8].ENA
gclk_en => bin_reg[9].ENA
gclk_en => bin_reg[10].ENA
gclk_en => bin_reg[11].ENA
gclk_en => bin_reg[12].ENA
gclk_en => bin_reg[13].ENA
gclk_en => bin_reg[14].ENA
gclk_en => bin_reg[15].ENA
gclk_en => bin_reg[16].ENA
gclk_en => bin_reg[17].ENA
gclk_en => bin_reg[18].ENA
gclk_en => bin_reg[19].ENA
gclk_en => bin_reg[20].ENA
gclk_en => ain_reg[0].ENA
gclk_en => ain_reg[1].ENA
gclk_en => ain_reg[2].ENA
gclk_en => ain_reg[3].ENA
gclk_en => ain_reg[4].ENA
gclk_en => ain_reg[5].ENA
gclk_en => ain_reg[6].ENA
gclk_en => ain_reg[7].ENA
gclk_en => ain_reg[8].ENA
gclk_en => ain_reg[9].ENA
gclk_en => ain_reg[10].ENA
gclk_en => ain_reg[11].ENA
gclk_en => ain_reg[12].ENA
gclk_en => ain_reg[13].ENA
gclk_en => ain_reg[14].ENA
gclk_en => ain_reg[15].ENA
gclk_en => ain_reg[16].ENA
gclk_en => ain_reg[17].ENA
gclk_en => ain_reg[18].ENA
gclk_en => ain_reg[19].ENA
gclk_en => ain_reg[20].ENA
ain[0] => ain_reg[0].DATAIN
ain[1] => ain_reg[1].DATAIN
ain[2] => ain_reg[2].DATAIN
ain[3] => ain_reg[3].DATAIN
ain[4] => ain_reg[4].DATAIN
ain[5] => ain_reg[5].DATAIN
ain[6] => ain_reg[6].DATAIN
ain[7] => ain_reg[7].DATAIN
ain[8] => ain_reg[8].DATAIN
ain[9] => ain_reg[9].DATAIN
ain[10] => ain_reg[10].DATAIN
ain[11] => ain_reg[11].DATAIN
ain[12] => ain_reg[12].DATAIN
ain[13] => ain_reg[13].DATAIN
ain[14] => ain_reg[14].DATAIN
ain[15] => ain_reg[15].DATAIN
ain[16] => ain_reg[16].DATAIN
ain[17] => ain_reg[17].DATAIN
ain[18] => ain_reg[18].DATAIN
ain[19] => ain_reg[19].DATAIN
ain[20] => ain_reg[20].DATAIN
bin[0] => bin_reg[0].DATAIN
bin[1] => bin_reg[1].DATAIN
bin[2] => bin_reg[2].DATAIN
bin[3] => bin_reg[3].DATAIN
bin[4] => bin_reg[4].DATAIN
bin[5] => bin_reg[5].DATAIN
bin[6] => bin_reg[6].DATAIN
bin[7] => bin_reg[7].DATAIN
bin[8] => bin_reg[8].DATAIN
bin[9] => bin_reg[9].DATAIN
bin[10] => bin_reg[10].DATAIN
bin[11] => bin_reg[11].DATAIN
bin[12] => bin_reg[12].DATAIN
bin[13] => bin_reg[13].DATAIN
bin[14] => bin_reg[14].DATAIN
bin[15] => bin_reg[15].DATAIN
bin[16] => bin_reg[16].DATAIN
bin[17] => bin_reg[17].DATAIN
bin[18] => bin_reg[18].DATAIN
bin[19] => bin_reg[19].DATAIN
bin[20] => bin_reg[20].DATAIN
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|lc_store_cen:Ures_reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
gclk_en => always0.IN0
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
ce => always0.IN1
data_in[0] => q.DATAB
data_in[1] => q.DATAB
data_in[2] => q.DATAB
data_in[3] => q.DATAB
data_in[4] => q.DATAB
data_in[5] => q.DATAB
data_in[6] => q.DATAB
data_in[7] => q.DATAB
data_in[8] => q.DATAB
data_in[9] => q.DATAB
data_in[10] => q.DATAB
data_in[11] => q.DATAB
data_in[12] => q.DATAB
data_in[13] => q.DATAB
data_in[14] => q.DATAB
data_in[15] => q.DATAB
data_in[16] => q.DATAB
data_in[17] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|h_bpf:u2|h_bpf_ast:h_bpf_ast_inst|h_bpf_st:fircore|scv_ctrl:ctrl
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => dly_p.OUTPUTSELECT
rst => flag.OUTPUTSELECT
rst => done_int.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => output_ch_id.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
clk => rdy_int~reg0.CLK
clk => rdy_to_ld~reg0.CLK
clk => output_ch_id[0]~reg0.CLK
clk => done~reg0.CLK
clk => done_early.CLK
clk => done_int~reg0.CLK
clk => flag.CLK
clk => dly_p[1].CLK
clk => dly_p[2].CLK
clk => dly_p[3].CLK
clk => dly_p[4].CLK
clk => dly_p[5].CLK
clk => dly_p[6].CLK
clk => dly_p[7].CLK
clk => dly_p[8].CLK
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => dly_p.OUTPUTSELECT
clk_en => always1.IN1
clk_en => done_int.OUTPUTSELECT
clk_en => done_early.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
clk_en => output_ch_id.OUTPUTSELECT
clk_en => always6.IN1
clk_en => rdy_int.OUTPUTSELECT
done_int <= done_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
coef_ld <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ld <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
output_ch_id[0] <= output_ch_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|Delay8:u3
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|PiQpskModem|Delay8:u3|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_gmv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_gmv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_gmv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_gmv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_gmv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_gmv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_gmv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_gmv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_gmv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_gmv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_gmv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_gmv:auto_generated.shiftin[11]
shiftin[12] => shift_taps_gmv:auto_generated.shiftin[12]
shiftin[13] => shift_taps_gmv:auto_generated.shiftin[13]
shiftin[14] => shift_taps_gmv:auto_generated.shiftin[14]
shiftin[15] => shift_taps_gmv:auto_generated.shiftin[15]
clock => shift_taps_gmv:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= shift_taps_gmv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_gmv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_gmv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_gmv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_gmv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_gmv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_gmv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_gmv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_gmv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_gmv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_gmv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_gmv:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_gmv:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_gmv:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_gmv:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_gmv:auto_generated.shiftout[15]
taps[0] <= shift_taps_gmv:auto_generated.taps[0]
taps[1] <= shift_taps_gmv:auto_generated.taps[1]
taps[2] <= shift_taps_gmv:auto_generated.taps[2]
taps[3] <= shift_taps_gmv:auto_generated.taps[3]
taps[4] <= shift_taps_gmv:auto_generated.taps[4]
taps[5] <= shift_taps_gmv:auto_generated.taps[5]
taps[6] <= shift_taps_gmv:auto_generated.taps[6]
taps[7] <= shift_taps_gmv:auto_generated.taps[7]
taps[8] <= shift_taps_gmv:auto_generated.taps[8]
taps[9] <= shift_taps_gmv:auto_generated.taps[9]
taps[10] <= shift_taps_gmv:auto_generated.taps[10]
taps[11] <= shift_taps_gmv:auto_generated.taps[11]
taps[12] <= shift_taps_gmv:auto_generated.taps[12]
taps[13] <= shift_taps_gmv:auto_generated.taps[13]
taps[14] <= shift_taps_gmv:auto_generated.taps[14]
taps[15] <= shift_taps_gmv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|PiQpskModem|Delay8:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_gmv:auto_generated
clock => altsyncram_ffa1:altsyncram2.clock0
clock => cntr_apf:cntr1.clock
shiftin[0] => altsyncram_ffa1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffa1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffa1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffa1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffa1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffa1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffa1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffa1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffa1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffa1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffa1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffa1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffa1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffa1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffa1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffa1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffa1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffa1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffa1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffa1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffa1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffa1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffa1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffa1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffa1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffa1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffa1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffa1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffa1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffa1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffa1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffa1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffa1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffa1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffa1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffa1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffa1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffa1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffa1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffa1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffa1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffa1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffa1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffa1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffa1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffa1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffa1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffa1:altsyncram2.q_b[15]


|PiQpskModem|Delay8:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_gmv:auto_generated|altsyncram_ffa1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|PiQpskModem|Delay8:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_gmv:auto_generated|cntr_apf:cntr1
clk_en => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|Delay8:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_gmv:auto_generated|cntr_apf:cntr1|cmpr_pgc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|mult16_18:u4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result


|PiQpskModem|mult16_18:u4|lpm_mult:lpm_mult_component
dataa[0] => mult_i6p:auto_generated.dataa[0]
dataa[1] => mult_i6p:auto_generated.dataa[1]
dataa[2] => mult_i6p:auto_generated.dataa[2]
dataa[3] => mult_i6p:auto_generated.dataa[3]
dataa[4] => mult_i6p:auto_generated.dataa[4]
dataa[5] => mult_i6p:auto_generated.dataa[5]
dataa[6] => mult_i6p:auto_generated.dataa[6]
dataa[7] => mult_i6p:auto_generated.dataa[7]
dataa[8] => mult_i6p:auto_generated.dataa[8]
dataa[9] => mult_i6p:auto_generated.dataa[9]
dataa[10] => mult_i6p:auto_generated.dataa[10]
dataa[11] => mult_i6p:auto_generated.dataa[11]
dataa[12] => mult_i6p:auto_generated.dataa[12]
dataa[13] => mult_i6p:auto_generated.dataa[13]
dataa[14] => mult_i6p:auto_generated.dataa[14]
dataa[15] => mult_i6p:auto_generated.dataa[15]
datab[0] => mult_i6p:auto_generated.datab[0]
datab[1] => mult_i6p:auto_generated.datab[1]
datab[2] => mult_i6p:auto_generated.datab[2]
datab[3] => mult_i6p:auto_generated.datab[3]
datab[4] => mult_i6p:auto_generated.datab[4]
datab[5] => mult_i6p:auto_generated.datab[5]
datab[6] => mult_i6p:auto_generated.datab[6]
datab[7] => mult_i6p:auto_generated.datab[7]
datab[8] => mult_i6p:auto_generated.datab[8]
datab[9] => mult_i6p:auto_generated.datab[9]
datab[10] => mult_i6p:auto_generated.datab[10]
datab[11] => mult_i6p:auto_generated.datab[11]
datab[12] => mult_i6p:auto_generated.datab[12]
datab[13] => mult_i6p:auto_generated.datab[13]
datab[14] => mult_i6p:auto_generated.datab[14]
datab[15] => mult_i6p:auto_generated.datab[15]
datab[16] => mult_i6p:auto_generated.datab[16]
datab[17] => mult_i6p:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_i6p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_i6p:auto_generated.result[0]
result[1] <= mult_i6p:auto_generated.result[1]
result[2] <= mult_i6p:auto_generated.result[2]
result[3] <= mult_i6p:auto_generated.result[3]
result[4] <= mult_i6p:auto_generated.result[4]
result[5] <= mult_i6p:auto_generated.result[5]
result[6] <= mult_i6p:auto_generated.result[6]
result[7] <= mult_i6p:auto_generated.result[7]
result[8] <= mult_i6p:auto_generated.result[8]
result[9] <= mult_i6p:auto_generated.result[9]
result[10] <= mult_i6p:auto_generated.result[10]
result[11] <= mult_i6p:auto_generated.result[11]
result[12] <= mult_i6p:auto_generated.result[12]
result[13] <= mult_i6p:auto_generated.result[13]
result[14] <= mult_i6p:auto_generated.result[14]
result[15] <= mult_i6p:auto_generated.result[15]
result[16] <= mult_i6p:auto_generated.result[16]
result[17] <= mult_i6p:auto_generated.result[17]
result[18] <= mult_i6p:auto_generated.result[18]
result[19] <= mult_i6p:auto_generated.result[19]
result[20] <= mult_i6p:auto_generated.result[20]
result[21] <= mult_i6p:auto_generated.result[21]
result[22] <= mult_i6p:auto_generated.result[22]
result[23] <= mult_i6p:auto_generated.result[23]
result[24] <= mult_i6p:auto_generated.result[24]
result[25] <= mult_i6p:auto_generated.result[25]
result[26] <= mult_i6p:auto_generated.result[26]
result[27] <= mult_i6p:auto_generated.result[27]
result[28] <= mult_i6p:auto_generated.result[28]
result[29] <= mult_i6p:auto_generated.result[29]
result[30] <= mult_i6p:auto_generated.result[30]
result[31] <= mult_i6p:auto_generated.result[31]
result[32] <= mult_i6p:auto_generated.result[32]
result[33] <= mult_i6p:auto_generated.result[33]


|PiQpskModem|mult16_18:u4|lpm_mult:lpm_mult_component|mult_i6p:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PiQpskModem|mult16_18:u5
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result


|PiQpskModem|mult16_18:u5|lpm_mult:lpm_mult_component
dataa[0] => mult_i6p:auto_generated.dataa[0]
dataa[1] => mult_i6p:auto_generated.dataa[1]
dataa[2] => mult_i6p:auto_generated.dataa[2]
dataa[3] => mult_i6p:auto_generated.dataa[3]
dataa[4] => mult_i6p:auto_generated.dataa[4]
dataa[5] => mult_i6p:auto_generated.dataa[5]
dataa[6] => mult_i6p:auto_generated.dataa[6]
dataa[7] => mult_i6p:auto_generated.dataa[7]
dataa[8] => mult_i6p:auto_generated.dataa[8]
dataa[9] => mult_i6p:auto_generated.dataa[9]
dataa[10] => mult_i6p:auto_generated.dataa[10]
dataa[11] => mult_i6p:auto_generated.dataa[11]
dataa[12] => mult_i6p:auto_generated.dataa[12]
dataa[13] => mult_i6p:auto_generated.dataa[13]
dataa[14] => mult_i6p:auto_generated.dataa[14]
dataa[15] => mult_i6p:auto_generated.dataa[15]
datab[0] => mult_i6p:auto_generated.datab[0]
datab[1] => mult_i6p:auto_generated.datab[1]
datab[2] => mult_i6p:auto_generated.datab[2]
datab[3] => mult_i6p:auto_generated.datab[3]
datab[4] => mult_i6p:auto_generated.datab[4]
datab[5] => mult_i6p:auto_generated.datab[5]
datab[6] => mult_i6p:auto_generated.datab[6]
datab[7] => mult_i6p:auto_generated.datab[7]
datab[8] => mult_i6p:auto_generated.datab[8]
datab[9] => mult_i6p:auto_generated.datab[9]
datab[10] => mult_i6p:auto_generated.datab[10]
datab[11] => mult_i6p:auto_generated.datab[11]
datab[12] => mult_i6p:auto_generated.datab[12]
datab[13] => mult_i6p:auto_generated.datab[13]
datab[14] => mult_i6p:auto_generated.datab[14]
datab[15] => mult_i6p:auto_generated.datab[15]
datab[16] => mult_i6p:auto_generated.datab[16]
datab[17] => mult_i6p:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_i6p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_i6p:auto_generated.result[0]
result[1] <= mult_i6p:auto_generated.result[1]
result[2] <= mult_i6p:auto_generated.result[2]
result[3] <= mult_i6p:auto_generated.result[3]
result[4] <= mult_i6p:auto_generated.result[4]
result[5] <= mult_i6p:auto_generated.result[5]
result[6] <= mult_i6p:auto_generated.result[6]
result[7] <= mult_i6p:auto_generated.result[7]
result[8] <= mult_i6p:auto_generated.result[8]
result[9] <= mult_i6p:auto_generated.result[9]
result[10] <= mult_i6p:auto_generated.result[10]
result[11] <= mult_i6p:auto_generated.result[11]
result[12] <= mult_i6p:auto_generated.result[12]
result[13] <= mult_i6p:auto_generated.result[13]
result[14] <= mult_i6p:auto_generated.result[14]
result[15] <= mult_i6p:auto_generated.result[15]
result[16] <= mult_i6p:auto_generated.result[16]
result[17] <= mult_i6p:auto_generated.result[17]
result[18] <= mult_i6p:auto_generated.result[18]
result[19] <= mult_i6p:auto_generated.result[19]
result[20] <= mult_i6p:auto_generated.result[20]
result[21] <= mult_i6p:auto_generated.result[21]
result[22] <= mult_i6p:auto_generated.result[22]
result[23] <= mult_i6p:auto_generated.result[23]
result[24] <= mult_i6p:auto_generated.result[24]
result[25] <= mult_i6p:auto_generated.result[25]
result[26] <= mult_i6p:auto_generated.result[26]
result[27] <= mult_i6p:auto_generated.result[27]
result[28] <= mult_i6p:auto_generated.result[28]
result[29] <= mult_i6p:auto_generated.result[29]
result[30] <= mult_i6p:auto_generated.result[30]
result[31] <= mult_i6p:auto_generated.result[31]
result[32] <= mult_i6p:auto_generated.result[32]
result[33] <= mult_i6p:auto_generated.result[33]


|PiQpskModem|mult16_18:u5|lpm_mult:lpm_mult_component|mult_i6p:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|PiQpskModem|lpf:u6
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[1] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[2] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[3] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[4] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[5] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[6] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[7] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[8] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[9] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[10] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[11] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[12] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[13] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[14] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[15] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[16] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[17] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[18] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[19] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[20] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[21] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[22] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[23] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[24] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[25] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[26] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[27] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_sink_ready <= lpf_ast:lpf_ast_inst.ast_sink_ready
ast_source_valid <= lpf_ast:lpf_ast_inst.ast_source_valid
ast_source_error[0] <= lpf_ast:lpf_ast_inst.ast_source_error
ast_source_error[1] <= lpf_ast:lpf_ast_inst.ast_source_error


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_121:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_121:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.clk
clk => lpf_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_121:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_121:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[27]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_121:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[1]


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_alh1:auto_generated.data[0]
data[1] => scfifo_alh1:auto_generated.data[1]
data[2] => scfifo_alh1:auto_generated.data[2]
data[3] => scfifo_alh1:auto_generated.data[3]
data[4] => scfifo_alh1:auto_generated.data[4]
data[5] => scfifo_alh1:auto_generated.data[5]
data[6] => scfifo_alh1:auto_generated.data[6]
data[7] => scfifo_alh1:auto_generated.data[7]
data[8] => scfifo_alh1:auto_generated.data[8]
data[9] => scfifo_alh1:auto_generated.data[9]
data[10] => scfifo_alh1:auto_generated.data[10]
data[11] => scfifo_alh1:auto_generated.data[11]
data[12] => scfifo_alh1:auto_generated.data[12]
data[13] => scfifo_alh1:auto_generated.data[13]
data[14] => scfifo_alh1:auto_generated.data[14]
data[15] => scfifo_alh1:auto_generated.data[15]
data[16] => scfifo_alh1:auto_generated.data[16]
data[17] => scfifo_alh1:auto_generated.data[17]
q[0] <= scfifo_alh1:auto_generated.q[0]
q[1] <= scfifo_alh1:auto_generated.q[1]
q[2] <= scfifo_alh1:auto_generated.q[2]
q[3] <= scfifo_alh1:auto_generated.q[3]
q[4] <= scfifo_alh1:auto_generated.q[4]
q[5] <= scfifo_alh1:auto_generated.q[5]
q[6] <= scfifo_alh1:auto_generated.q[6]
q[7] <= scfifo_alh1:auto_generated.q[7]
q[8] <= scfifo_alh1:auto_generated.q[8]
q[9] <= scfifo_alh1:auto_generated.q[9]
q[10] <= scfifo_alh1:auto_generated.q[10]
q[11] <= scfifo_alh1:auto_generated.q[11]
q[12] <= scfifo_alh1:auto_generated.q[12]
q[13] <= scfifo_alh1:auto_generated.q[13]
q[14] <= scfifo_alh1:auto_generated.q[14]
q[15] <= scfifo_alh1:auto_generated.q[15]
q[16] <= scfifo_alh1:auto_generated.q[16]
q[17] <= scfifo_alh1:auto_generated.q[17]
wrreq => scfifo_alh1:auto_generated.wrreq
rdreq => scfifo_alh1:auto_generated.rdreq
clock => scfifo_alh1:auto_generated.clock
aclr => scfifo_alh1:auto_generated.aclr
sclr => scfifo_alh1:auto_generated.sclr
empty <= scfifo_alh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_alh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_alh1:auto_generated.usedw[0]
usedw[1] <= scfifo_alh1:auto_generated.usedw[1]
usedw[2] <= scfifo_alh1:auto_generated.usedw[2]


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated
aclr => a_dpfifo_3091:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_3091:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_3091:dpfifo.data[0]
data[1] => a_dpfifo_3091:dpfifo.data[1]
data[2] => a_dpfifo_3091:dpfifo.data[2]
data[3] => a_dpfifo_3091:dpfifo.data[3]
data[4] => a_dpfifo_3091:dpfifo.data[4]
data[5] => a_dpfifo_3091:dpfifo.data[5]
data[6] => a_dpfifo_3091:dpfifo.data[6]
data[7] => a_dpfifo_3091:dpfifo.data[7]
data[8] => a_dpfifo_3091:dpfifo.data[8]
data[9] => a_dpfifo_3091:dpfifo.data[9]
data[10] => a_dpfifo_3091:dpfifo.data[10]
data[11] => a_dpfifo_3091:dpfifo.data[11]
data[12] => a_dpfifo_3091:dpfifo.data[12]
data[13] => a_dpfifo_3091:dpfifo.data[13]
data[14] => a_dpfifo_3091:dpfifo.data[14]
data[15] => a_dpfifo_3091:dpfifo.data[15]
data[16] => a_dpfifo_3091:dpfifo.data[16]
data[17] => a_dpfifo_3091:dpfifo.data[17]
empty <= a_dpfifo_3091:dpfifo.empty
q[0] <= a_dpfifo_3091:dpfifo.q[0]
q[1] <= a_dpfifo_3091:dpfifo.q[1]
q[2] <= a_dpfifo_3091:dpfifo.q[2]
q[3] <= a_dpfifo_3091:dpfifo.q[3]
q[4] <= a_dpfifo_3091:dpfifo.q[4]
q[5] <= a_dpfifo_3091:dpfifo.q[5]
q[6] <= a_dpfifo_3091:dpfifo.q[6]
q[7] <= a_dpfifo_3091:dpfifo.q[7]
q[8] <= a_dpfifo_3091:dpfifo.q[8]
q[9] <= a_dpfifo_3091:dpfifo.q[9]
q[10] <= a_dpfifo_3091:dpfifo.q[10]
q[11] <= a_dpfifo_3091:dpfifo.q[11]
q[12] <= a_dpfifo_3091:dpfifo.q[12]
q[13] <= a_dpfifo_3091:dpfifo.q[13]
q[14] <= a_dpfifo_3091:dpfifo.q[14]
q[15] <= a_dpfifo_3091:dpfifo.q[15]
q[16] <= a_dpfifo_3091:dpfifo.q[16]
q[17] <= a_dpfifo_3091:dpfifo.q[17]
rdreq => a_dpfifo_3091:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_3091:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_3091:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_3091:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_3091:dpfifo.usedw[2]
wrreq => a_dpfifo_3091:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_0tf1:FIFOram.clock0
clock => altsyncram_0tf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_0tf1:FIFOram.data_a[0]
data[1] => altsyncram_0tf1:FIFOram.data_a[1]
data[2] => altsyncram_0tf1:FIFOram.data_a[2]
data[3] => altsyncram_0tf1:FIFOram.data_a[3]
data[4] => altsyncram_0tf1:FIFOram.data_a[4]
data[5] => altsyncram_0tf1:FIFOram.data_a[5]
data[6] => altsyncram_0tf1:FIFOram.data_a[6]
data[7] => altsyncram_0tf1:FIFOram.data_a[7]
data[8] => altsyncram_0tf1:FIFOram.data_a[8]
data[9] => altsyncram_0tf1:FIFOram.data_a[9]
data[10] => altsyncram_0tf1:FIFOram.data_a[10]
data[11] => altsyncram_0tf1:FIFOram.data_a[11]
data[12] => altsyncram_0tf1:FIFOram.data_a[12]
data[13] => altsyncram_0tf1:FIFOram.data_a[13]
data[14] => altsyncram_0tf1:FIFOram.data_a[14]
data[15] => altsyncram_0tf1:FIFOram.data_a[15]
data[16] => altsyncram_0tf1:FIFOram.data_a[16]
data[17] => altsyncram_0tf1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_0tf1:FIFOram.q_b[0]
q[1] <= altsyncram_0tf1:FIFOram.q_b[1]
q[2] <= altsyncram_0tf1:FIFOram.q_b[2]
q[3] <= altsyncram_0tf1:FIFOram.q_b[3]
q[4] <= altsyncram_0tf1:FIFOram.q_b[4]
q[5] <= altsyncram_0tf1:FIFOram.q_b[5]
q[6] <= altsyncram_0tf1:FIFOram.q_b[6]
q[7] <= altsyncram_0tf1:FIFOram.q_b[7]
q[8] <= altsyncram_0tf1:FIFOram.q_b[8]
q[9] <= altsyncram_0tf1:FIFOram.q_b[9]
q[10] <= altsyncram_0tf1:FIFOram.q_b[10]
q[11] <= altsyncram_0tf1:FIFOram.q_b[11]
q[12] <= altsyncram_0tf1:FIFOram.q_b[12]
q[13] <= altsyncram_0tf1:FIFOram.q_b[13]
q[14] <= altsyncram_0tf1:FIFOram.q_b[14]
q[15] <= altsyncram_0tf1:FIFOram.q_b[15]
q[16] <= altsyncram_0tf1:FIFOram.q_b[16]
q[17] <= altsyncram_0tf1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_0tf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_0tf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|altsyncram_0tf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore
clk => clk.IN243
rst => rst.IN34
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_en => clk_en.IN209
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= mac_tl:Umtl.data_out
fir_result[1] <= mac_tl:Umtl.data_out
fir_result[2] <= mac_tl:Umtl.data_out
fir_result[3] <= mac_tl:Umtl.data_out
fir_result[4] <= mac_tl:Umtl.data_out
fir_result[5] <= mac_tl:Umtl.data_out
fir_result[6] <= mac_tl:Umtl.data_out
fir_result[7] <= mac_tl:Umtl.data_out
fir_result[8] <= mac_tl:Umtl.data_out
fir_result[9] <= mac_tl:Umtl.data_out
fir_result[10] <= mac_tl:Umtl.data_out
fir_result[11] <= mac_tl:Umtl.data_out
fir_result[12] <= mac_tl:Umtl.data_out
fir_result[13] <= mac_tl:Umtl.data_out
fir_result[14] <= mac_tl:Umtl.data_out
fir_result[15] <= mac_tl:Umtl.data_out
fir_result[16] <= mac_tl:Umtl.data_out
fir_result[17] <= mac_tl:Umtl.data_out
fir_result[18] <= mac_tl:Umtl.data_out
fir_result[19] <= mac_tl:Umtl.data_out
fir_result[20] <= mac_tl:Umtl.data_out
fir_result[21] <= mac_tl:Umtl.data_out
fir_result[22] <= mac_tl:Umtl.data_out
fir_result[23] <= mac_tl:Umtl.data_out
fir_result[24] <= mac_tl:Umtl.data_out
fir_result[25] <= mac_tl:Umtl.data_out
fir_result[26] <= mac_tl:Umtl.data_out
fir_result[27] <= mac_tl:Umtl.data_out


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
ain[0] => Add0.IN36
ain[1] => Add0.IN35
ain[2] => Add0.IN34
ain[3] => Add0.IN33
ain[4] => Add0.IN32
ain[5] => Add0.IN31
ain[6] => Add0.IN30
ain[7] => Add0.IN29
ain[8] => Add0.IN28
ain[9] => Add0.IN27
ain[10] => Add0.IN26
ain[11] => Add0.IN25
ain[12] => Add0.IN24
ain[13] => Add0.IN23
ain[14] => Add0.IN22
ain[15] => Add0.IN21
ain[16] => Add0.IN20
ain[17] => Add0.IN19
ain[18] => Add0.IN18
ain[19] => Add0.IN17
ain[20] => Add0.IN16
ain[21] => Add0.IN15
ain[22] => Add0.IN14
ain[23] => Add0.IN13
ain[24] => Add0.IN12
ain[25] => Add0.IN11
ain[26] => Add0.IN10
ain[27] => Add0.IN9
ain[28] => Add0.IN8
ain[29] => Add0.IN7
ain[30] => Add0.IN6
ain[31] => Add0.IN5
ain[32] => Add0.IN4
ain[33] => Add0.IN3
ain[34] => Add0.IN1
ain[34] => Add0.IN2
bin[0] => Add0.IN72
bin[1] => Add0.IN71
bin[2] => Add0.IN70
bin[3] => Add0.IN69
bin[4] => Add0.IN68
bin[5] => Add0.IN67
bin[6] => Add0.IN66
bin[7] => Add0.IN65
bin[8] => Add0.IN64
bin[9] => Add0.IN63
bin[10] => Add0.IN62
bin[11] => Add0.IN61
bin[12] => Add0.IN60
bin[13] => Add0.IN59
bin[14] => Add0.IN58
bin[15] => Add0.IN57
bin[16] => Add0.IN56
bin[17] => Add0.IN55
bin[18] => Add0.IN54
bin[19] => Add0.IN53
bin[20] => Add0.IN52
bin[21] => Add0.IN51
bin[22] => Add0.IN50
bin[23] => Add0.IN49
bin[24] => Add0.IN48
bin[25] => Add0.IN47
bin[26] => Add0.IN46
bin[27] => Add0.IN45
bin[28] => Add0.IN44
bin[29] => Add0.IN43
bin[30] => Add0.IN42
bin[31] => Add0.IN41
bin[32] => Add0.IN40
bin[33] => Add0.IN39
bin[34] => Add0.IN37
bin[34] => Add0.IN38
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|PiQpskModem|lpf:u7
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[1] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[2] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[3] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[4] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[5] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[6] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[7] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[8] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[9] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[10] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[11] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[12] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[13] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[14] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[15] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[16] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[17] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[18] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[19] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[20] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[21] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[22] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[23] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[24] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[25] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[26] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_source_data[27] <= lpf_ast:lpf_ast_inst.ast_source_data
ast_sink_ready <= lpf_ast:lpf_ast_inst.ast_sink_ready
ast_source_valid <= lpf_ast:lpf_ast_inst.ast_source_valid
ast_source_error[0] <= lpf_ast:lpf_ast_inst.ast_source_error
ast_source_error[1] <= lpf_ast:lpf_ast_inst.ast_source_error


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_121:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_121:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.clk
clk => lpf_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_121:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_121:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_data[27]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_121:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_121:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_121:source.at_source_error[1]


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_alh1:auto_generated.data[0]
data[1] => scfifo_alh1:auto_generated.data[1]
data[2] => scfifo_alh1:auto_generated.data[2]
data[3] => scfifo_alh1:auto_generated.data[3]
data[4] => scfifo_alh1:auto_generated.data[4]
data[5] => scfifo_alh1:auto_generated.data[5]
data[6] => scfifo_alh1:auto_generated.data[6]
data[7] => scfifo_alh1:auto_generated.data[7]
data[8] => scfifo_alh1:auto_generated.data[8]
data[9] => scfifo_alh1:auto_generated.data[9]
data[10] => scfifo_alh1:auto_generated.data[10]
data[11] => scfifo_alh1:auto_generated.data[11]
data[12] => scfifo_alh1:auto_generated.data[12]
data[13] => scfifo_alh1:auto_generated.data[13]
data[14] => scfifo_alh1:auto_generated.data[14]
data[15] => scfifo_alh1:auto_generated.data[15]
data[16] => scfifo_alh1:auto_generated.data[16]
data[17] => scfifo_alh1:auto_generated.data[17]
q[0] <= scfifo_alh1:auto_generated.q[0]
q[1] <= scfifo_alh1:auto_generated.q[1]
q[2] <= scfifo_alh1:auto_generated.q[2]
q[3] <= scfifo_alh1:auto_generated.q[3]
q[4] <= scfifo_alh1:auto_generated.q[4]
q[5] <= scfifo_alh1:auto_generated.q[5]
q[6] <= scfifo_alh1:auto_generated.q[6]
q[7] <= scfifo_alh1:auto_generated.q[7]
q[8] <= scfifo_alh1:auto_generated.q[8]
q[9] <= scfifo_alh1:auto_generated.q[9]
q[10] <= scfifo_alh1:auto_generated.q[10]
q[11] <= scfifo_alh1:auto_generated.q[11]
q[12] <= scfifo_alh1:auto_generated.q[12]
q[13] <= scfifo_alh1:auto_generated.q[13]
q[14] <= scfifo_alh1:auto_generated.q[14]
q[15] <= scfifo_alh1:auto_generated.q[15]
q[16] <= scfifo_alh1:auto_generated.q[16]
q[17] <= scfifo_alh1:auto_generated.q[17]
wrreq => scfifo_alh1:auto_generated.wrreq
rdreq => scfifo_alh1:auto_generated.rdreq
clock => scfifo_alh1:auto_generated.clock
aclr => scfifo_alh1:auto_generated.aclr
sclr => scfifo_alh1:auto_generated.sclr
empty <= scfifo_alh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_alh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_alh1:auto_generated.usedw[0]
usedw[1] <= scfifo_alh1:auto_generated.usedw[1]
usedw[2] <= scfifo_alh1:auto_generated.usedw[2]


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated
aclr => a_dpfifo_3091:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_3091:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_3091:dpfifo.data[0]
data[1] => a_dpfifo_3091:dpfifo.data[1]
data[2] => a_dpfifo_3091:dpfifo.data[2]
data[3] => a_dpfifo_3091:dpfifo.data[3]
data[4] => a_dpfifo_3091:dpfifo.data[4]
data[5] => a_dpfifo_3091:dpfifo.data[5]
data[6] => a_dpfifo_3091:dpfifo.data[6]
data[7] => a_dpfifo_3091:dpfifo.data[7]
data[8] => a_dpfifo_3091:dpfifo.data[8]
data[9] => a_dpfifo_3091:dpfifo.data[9]
data[10] => a_dpfifo_3091:dpfifo.data[10]
data[11] => a_dpfifo_3091:dpfifo.data[11]
data[12] => a_dpfifo_3091:dpfifo.data[12]
data[13] => a_dpfifo_3091:dpfifo.data[13]
data[14] => a_dpfifo_3091:dpfifo.data[14]
data[15] => a_dpfifo_3091:dpfifo.data[15]
data[16] => a_dpfifo_3091:dpfifo.data[16]
data[17] => a_dpfifo_3091:dpfifo.data[17]
empty <= a_dpfifo_3091:dpfifo.empty
q[0] <= a_dpfifo_3091:dpfifo.q[0]
q[1] <= a_dpfifo_3091:dpfifo.q[1]
q[2] <= a_dpfifo_3091:dpfifo.q[2]
q[3] <= a_dpfifo_3091:dpfifo.q[3]
q[4] <= a_dpfifo_3091:dpfifo.q[4]
q[5] <= a_dpfifo_3091:dpfifo.q[5]
q[6] <= a_dpfifo_3091:dpfifo.q[6]
q[7] <= a_dpfifo_3091:dpfifo.q[7]
q[8] <= a_dpfifo_3091:dpfifo.q[8]
q[9] <= a_dpfifo_3091:dpfifo.q[9]
q[10] <= a_dpfifo_3091:dpfifo.q[10]
q[11] <= a_dpfifo_3091:dpfifo.q[11]
q[12] <= a_dpfifo_3091:dpfifo.q[12]
q[13] <= a_dpfifo_3091:dpfifo.q[13]
q[14] <= a_dpfifo_3091:dpfifo.q[14]
q[15] <= a_dpfifo_3091:dpfifo.q[15]
q[16] <= a_dpfifo_3091:dpfifo.q[16]
q[17] <= a_dpfifo_3091:dpfifo.q[17]
rdreq => a_dpfifo_3091:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_3091:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_3091:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_3091:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_3091:dpfifo.usedw[2]
wrreq => a_dpfifo_3091:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_0tf1:FIFOram.clock0
clock => altsyncram_0tf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_0tf1:FIFOram.data_a[0]
data[1] => altsyncram_0tf1:FIFOram.data_a[1]
data[2] => altsyncram_0tf1:FIFOram.data_a[2]
data[3] => altsyncram_0tf1:FIFOram.data_a[3]
data[4] => altsyncram_0tf1:FIFOram.data_a[4]
data[5] => altsyncram_0tf1:FIFOram.data_a[5]
data[6] => altsyncram_0tf1:FIFOram.data_a[6]
data[7] => altsyncram_0tf1:FIFOram.data_a[7]
data[8] => altsyncram_0tf1:FIFOram.data_a[8]
data[9] => altsyncram_0tf1:FIFOram.data_a[9]
data[10] => altsyncram_0tf1:FIFOram.data_a[10]
data[11] => altsyncram_0tf1:FIFOram.data_a[11]
data[12] => altsyncram_0tf1:FIFOram.data_a[12]
data[13] => altsyncram_0tf1:FIFOram.data_a[13]
data[14] => altsyncram_0tf1:FIFOram.data_a[14]
data[15] => altsyncram_0tf1:FIFOram.data_a[15]
data[16] => altsyncram_0tf1:FIFOram.data_a[16]
data[17] => altsyncram_0tf1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_0tf1:FIFOram.q_b[0]
q[1] <= altsyncram_0tf1:FIFOram.q_b[1]
q[2] <= altsyncram_0tf1:FIFOram.q_b[2]
q[3] <= altsyncram_0tf1:FIFOram.q_b[3]
q[4] <= altsyncram_0tf1:FIFOram.q_b[4]
q[5] <= altsyncram_0tf1:FIFOram.q_b[5]
q[6] <= altsyncram_0tf1:FIFOram.q_b[6]
q[7] <= altsyncram_0tf1:FIFOram.q_b[7]
q[8] <= altsyncram_0tf1:FIFOram.q_b[8]
q[9] <= altsyncram_0tf1:FIFOram.q_b[9]
q[10] <= altsyncram_0tf1:FIFOram.q_b[10]
q[11] <= altsyncram_0tf1:FIFOram.q_b[11]
q[12] <= altsyncram_0tf1:FIFOram.q_b[12]
q[13] <= altsyncram_0tf1:FIFOram.q_b[13]
q[14] <= altsyncram_0tf1:FIFOram.q_b[14]
q[15] <= altsyncram_0tf1:FIFOram.q_b[15]
q[16] <= altsyncram_0tf1:FIFOram.q_b[16]
q[17] <= altsyncram_0tf1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_0tf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_0tf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|altsyncram_0tf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_alh1:auto_generated|a_dpfifo_3091:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore
clk => clk.IN243
rst => rst.IN34
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_en => clk_en.IN209
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= mac_tl:Umtl.data_out
fir_result[1] <= mac_tl:Umtl.data_out
fir_result[2] <= mac_tl:Umtl.data_out
fir_result[3] <= mac_tl:Umtl.data_out
fir_result[4] <= mac_tl:Umtl.data_out
fir_result[5] <= mac_tl:Umtl.data_out
fir_result[6] <= mac_tl:Umtl.data_out
fir_result[7] <= mac_tl:Umtl.data_out
fir_result[8] <= mac_tl:Umtl.data_out
fir_result[9] <= mac_tl:Umtl.data_out
fir_result[10] <= mac_tl:Umtl.data_out
fir_result[11] <= mac_tl:Umtl.data_out
fir_result[12] <= mac_tl:Umtl.data_out
fir_result[13] <= mac_tl:Umtl.data_out
fir_result[14] <= mac_tl:Umtl.data_out
fir_result[15] <= mac_tl:Umtl.data_out
fir_result[16] <= mac_tl:Umtl.data_out
fir_result[17] <= mac_tl:Umtl.data_out
fir_result[18] <= mac_tl:Umtl.data_out
fir_result[19] <= mac_tl:Umtl.data_out
fir_result[20] <= mac_tl:Umtl.data_out
fir_result[21] <= mac_tl:Umtl.data_out
fir_result[22] <= mac_tl:Umtl.data_out
fir_result[23] <= mac_tl:Umtl.data_out
fir_result[24] <= mac_tl:Umtl.data_out
fir_result[25] <= mac_tl:Umtl.data_out
fir_result[26] <= mac_tl:Umtl.data_out
fir_result[27] <= mac_tl:Umtl.data_out


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
gclk_en => res[16]~reg0.ENA
ain[0] => Add0.IN17
ain[1] => Add0.IN16
ain[2] => Add0.IN15
ain[3] => Add0.IN14
ain[4] => Add0.IN13
ain[5] => Add0.IN12
ain[6] => Add0.IN11
ain[7] => Add0.IN10
ain[8] => Add0.IN9
ain[9] => Add0.IN8
ain[10] => Add0.IN7
ain[11] => Add0.IN6
ain[12] => Add0.IN5
ain[13] => Add0.IN4
ain[14] => Add0.IN3
ain[15] => Add0.IN1
ain[15] => Add0.IN2
bin[0] => Add0.IN34
bin[1] => Add0.IN33
bin[2] => Add0.IN32
bin[3] => Add0.IN31
bin[4] => Add0.IN30
bin[5] => Add0.IN29
bin[6] => Add0.IN28
bin[7] => Add0.IN27
bin[8] => Add0.IN26
bin[9] => Add0.IN25
bin[10] => Add0.IN24
bin[11] => Add0.IN23
bin[12] => Add0.IN22
bin[13] => Add0.IN21
bin[14] => Add0.IN20
bin[15] => Add0.IN18
bin[15] => Add0.IN19
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur0_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur1_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur2_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur3_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|rom_lut_r_cen:Ur4_n_16_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_8_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
ain[0] => Add0.IN36
ain[1] => Add0.IN35
ain[2] => Add0.IN34
ain[3] => Add0.IN33
ain[4] => Add0.IN32
ain[5] => Add0.IN31
ain[6] => Add0.IN30
ain[7] => Add0.IN29
ain[8] => Add0.IN28
ain[9] => Add0.IN27
ain[10] => Add0.IN26
ain[11] => Add0.IN25
ain[12] => Add0.IN24
ain[13] => Add0.IN23
ain[14] => Add0.IN22
ain[15] => Add0.IN21
ain[16] => Add0.IN20
ain[17] => Add0.IN19
ain[18] => Add0.IN18
ain[19] => Add0.IN17
ain[20] => Add0.IN16
ain[21] => Add0.IN15
ain[22] => Add0.IN14
ain[23] => Add0.IN13
ain[24] => Add0.IN12
ain[25] => Add0.IN11
ain[26] => Add0.IN10
ain[27] => Add0.IN9
ain[28] => Add0.IN8
ain[29] => Add0.IN7
ain[30] => Add0.IN6
ain[31] => Add0.IN5
ain[32] => Add0.IN4
ain[33] => Add0.IN3
ain[34] => Add0.IN1
ain[34] => Add0.IN2
bin[0] => Add0.IN72
bin[1] => Add0.IN71
bin[2] => Add0.IN70
bin[3] => Add0.IN69
bin[4] => Add0.IN68
bin[5] => Add0.IN67
bin[6] => Add0.IN66
bin[7] => Add0.IN65
bin[8] => Add0.IN64
bin[9] => Add0.IN63
bin[10] => Add0.IN62
bin[11] => Add0.IN61
bin[12] => Add0.IN60
bin[13] => Add0.IN59
bin[14] => Add0.IN58
bin[15] => Add0.IN57
bin[16] => Add0.IN56
bin[17] => Add0.IN55
bin[18] => Add0.IN54
bin[19] => Add0.IN53
bin[20] => Add0.IN52
bin[21] => Add0.IN51
bin[22] => Add0.IN50
bin[23] => Add0.IN49
bin[24] => Add0.IN48
bin[25] => Add0.IN47
bin[26] => Add0.IN46
bin[27] => Add0.IN45
bin[28] => Add0.IN44
bin[29] => Add0.IN43
bin[30] => Add0.IN42
bin[31] => Add0.IN41
bin[32] => Add0.IN40
bin[33] => Add0.IN39
bin[34] => Add0.IN37
bin[34] => Add0.IN38
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|PiQpskModem|BitSync:u8
rst => rst.IN5
clk => clk.IN5
datain => datain.IN1
sync <= clk_i.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|BitSync:u8|clktrans:u2
rst => clkd2.ACLR
rst => clkd1.ACLR
rst => c[0].ACLR
rst => c[1].ACLR
clk32 => clkd2.CLK
clk32 => clkd1.CLK
clk32 => c[0].CLK
clk32 => c[1].CLK
clk_d1 <= clkd1.DB_MAX_OUTPUT_PORT_TYPE
clk_d2 <= clkd2.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|BitSync:u8|differpd:u3
rst => pdaft.ACLR
rst => pdbef.ACLR
rst => din_edge.ACLR
rst => din_d.ACLR
clk32 => pdaft.CLK
clk32 => pdbef.CLK
clk32 => din_edge.CLK
clk32 => din_d.CLK
datain => din_edge.IN1
datain => din_d.DATAIN
clk_i => pdbef.IN1
clk_q => pdaft.IN1
pd_bef <= pdbef.DB_MAX_OUTPUT_PORT_TYPE
pd_aft <= pdaft.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|BitSync:u8|monostable:u4
rst => dtem.ACLR
rst => start.ACLR
rst => c[0].ACLR
rst => c[1].ACLR
clk32 => dtem.CLK
clk32 => start.CLK
clk32 => c[0].CLK
clk32 => c[1].CLK
din => start.OUTPUTSELECT
dout <= dtem.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|BitSync:u8|monostable:u5
rst => dtem.ACLR
rst => start.ACLR
rst => c[0].ACLR
rst => c[1].ACLR
clk32 => dtem.CLK
clk32 => start.CLK
clk32 => c[0].CLK
clk32 => c[1].CLK
din => start.OUTPUTSELECT
dout <= dtem.DB_MAX_OUTPUT_PORT_TYPE


|PiQpskModem|BitSync:u8|controldivfreq:u6
rst => clkq.ACLR
rst => clki.ACLR
rst => c[0].ACLR
rst => c[1].ACLR
rst => c[2].ACLR
clk32 => clkq.CLK
clk32 => clki.CLK
clk32 => c[0].CLK
clk32 => c[1].CLK
clk32 => c[2].CLK
clk_d1 => gate_open.IN0
clk_d2 => gate_close.IN0
pd_before => gate_open.IN1
pd_after => gate_close.IN1
clk_i <= clki.DB_MAX_OUTPUT_PORT_TYPE
clk_q <= clkq.DB_MAX_OUTPUT_PORT_TYPE


