# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power -DCOCOTB_SIM=1 --top-module axi4_master_rd_lp_mon --vpi --public-flat-rw --prefix Vtop -o axi4_master_rd_lp_mon -LDFLAGS -Wl,-rpath,/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -L/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace-fst --trace-structs --trace-depth 99 -Wall -Wno-UNUSED -Wno-DECLFILENAME -Wno-PINMISSING -Wno-UNDRIVEN -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-SELRANGE -Wno-CASEINCOMPLETE -Wno-TIMESCALEMOD --trace-fst --trace-structs -I/mnt/data/github/rtldesignsherpa/rtl/amba/includes -I/mnt/data/github/rtldesignsherpa/rtl/common -I/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power -GAXI_ID_WIDTH=8 -GAXI_ADDR_WIDTH=32 -GAXI_DATA_WIDTH=32 -GAXI_USER_WIDTH=1 -GAXI_WSTRB_WIDTH=4 -GUNIT_ID=1 -GAGENT_ID=16 -GMAX_TRANSACTIONS=16 -GENABLE_FILTERING=1 -GADD_PIPELINE_STAGE=0 -GSLEEP_IDLE_CYCLES=1024 -GWAKE_UP_CYCLES=8 -GCOALESCE_WINDOW=32 -GPOWER_DOMAINS=1 -GENABLE_SLEEP_MODE=1 -GENABLE_DVFS=0 -GENABLE_POWER_BUDGET=0 -GPOWER_BUDGET_BITS=16 -GVF_LEVELS=1 /mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv /mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_lp_mon.sv"
S      6145 217579989  1756600004    78456245  1756600004    78456245 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv"
S     23335 217600105  1759045095   207449416  1759045095   207449416 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_lp_mon.sv"
S     13916 217600097  1759009745   475243423  1759009745   458243252 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv"
S     17852 217598515  1759043189   342583584  1759043189   342583584 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv"
S      5382 217580840  1754955480   120100518  1754955480   120100518 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv"
S      2835 217580841  1755236001   833058409  1755236001   833058409 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv"
S     79787 217614123  1758836750   172144838  1758836750   157144842 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv"
S     11243 217580857  1754955480   120572614  1754955480   120572614 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv"
S     12816 217600088  1759009734   880136487  1759009734   880136487 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv"
S     23882 217614110  1758836525   920769938  1758836525   899770045 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv"
S      6403 217580858  1758836531   638740750  1758836531   633740775 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv"
S      1879 217580860  1754955480   120652944  1754955480   120652944 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv"
S     25144 217580861  1758836778   607133026  1758836778   601133029 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv"
S      1107 217580891  1754955480   121448794  1754955480   121448794 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv"
S     11107 217580893  1754955480   121490286  1754955480   121490286 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv"
S      1356 217580895  1754955480   121535253  1754955480   121535253 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv"
S      4977 217580910  1754955480   121861621  1754955480   121861621 "/mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv"
T      9771 217866725  1759155577   666921730  1759155577   666921730 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop.cpp"
T      6678 217866724  1759155577   666800458  1759155577   666800458 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop.h"
T      2250 217866993  1759155577   711926383  1759155577   711926383 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop.mk"
T      2390 217866723  1759155577   666668201  1759155577   666668201 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__ConstPool_0.cpp"
T       669 217866722  1759155577   666469383  1759155577   666469383 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Dpi.cpp"
T       520 217866721  1759155577   666440850  1759155577   666440850 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Dpi.h"
T    299941 217866718  1759155577   665376735  1759155577   665376735 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Syms.cpp"
T      7518 217866720  1759155577   666400790  1759155577   666400790 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Syms.h"
T      5011 217866850  1759155577   702727228  1759155577   702727228 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__TraceDecls__0__Slow.cpp"
T   1026267 217866935  1759155577   710472308  1759155577   710472308 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Trace__0.cpp"
T   1775621 217866849  1759155577   700376591  1759155577   700376591 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Trace__0__Slow.cpp"
T    114129 217866985  1759155577   711718412  1759155577   711718412 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Trace__1.cpp"
T    114888 217866934  1759155577   702727228  1759155577   702727228 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__Trace__1__Slow.cpp"
T    122478 217866730  1759155577   667738883  1759155577   667738883 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root.h"
T     16616 217866752  1759155577   671558238  1759155577   671558238 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_h84412442__0.cpp"
T       838 217866745  1759155577   668221525  1759155577   668221525 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    786835 217866753  1759155577   675376694  1759155577   675376694 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    154099 217866746  1759155577   668376722  1759155577   668376722 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T   1823959 217866792  1759155577   685376652  1759155577   685376652 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_heccd7ead__1.cpp"
T     57598 217866840  1759155577   687564399  1759155577   687564399 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__DepSet_heccd7ead__2.cpp"
T     25254 217866740  1759155577   668065361  1759155577   668065361 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop___024root__Slow.cpp"
T       711 217866728  1759155577   666967869  1759155577   666967869 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__pch.h"
T      4469 217866994  1759155577   711926383  1759155577   711926383 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__ver.d"
T         0        0  1759155577   711926383  1759155577   711926383 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop__verFiles.dat"
T      1972 217866992  1759155577   711867986  1759155577   711867986 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop_classes.mk"
T      2115 217866738  1759155577   667872773  1759155577   667872773 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop_monitor_pkg.h"
T       485 217866848  1759155577   687701214  1759155577   687701214 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop_monitor_pkg__DepSet_he7167729__0__Slow.cpp"
T      2170 217866845  1759155577   687662336  1759155577   687662336 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_lp_mon_low_power/Vtop_monitor_pkg__Slow.cpp"
S  10993608 87592870  1755366507   391696485  1705136080           0 "/usr/bin/verilator_bin"
S      4942 88481313  1755366507   462698635  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
