module i2c_ctrl (
    input   wire    sys_clk,
    input   wire    sys_rstn,

    output  wire    scl,    // serial clock i2c 串行时钟
    inout   wire    sda     // serial data i2c 串行数据线
);

    localparam MAX_CLK  = 5'd24     ;    // 分频 1 MHz
    localparam MAX_1000 = 10'd999   ;    // 1000 us
    localparam PAJ_ID   = 7'b1110011;    // 0x73
    localparam IDLE     = 3'd0      ,    // 空闲状态
               START    = 3'd1      ,    // 起始状态
               SLAVE_ID = 3'd2      ,    // 从机地址状态
               WAIT     = 3'd3      ,    // 等待状态
               STOP     = 3'd4      ;    // 停止状态

    reg     [2:0]   nstate      ;
    reg     [2:0]   cstate      ;
    reg     [9:0]   cnt_wait    ;   // 等待 1000us 计数器
    reg     [4:0]   cnt_clk     ;   // i2c 系统时钟计数寄存器
    reg     [1:0]   cnt_i2c     ;   // i2c 时钟计数寄存器
    reg     [2:0]   cnt_bit     ;   // 发送 bit 计数寄存器
    reg     [2:0]   step        ;   // 步骤信号
    reg     [7:0]   slave_id    ;   // 从机地址，保存外设id寄存器
    reg             i2c_clk     ;   // i2c 时钟
    reg             i2c_sda     ;
    reg             i2c_scl     ;
    reg             i2c_end     ;   // 结束信号，本次步骤结束
    reg             skip_en_1   ;   // step1 跳转使能
    wire            sda_in      ;
    wire            sda_en      ;

    // 三态门构建
    assign sda_in = sda     ;
    assign sda_en = 1'b1    ;
    assign sda = (sda_en == 1'b1) ? i2c_sda: 1'bz;

    always @(*) begin
        case (step)
            3'd0    :   begin
                slave_id = {PAJ_ID,1'b0};
            end
            default :   begin
                slave_id = 8'd0;
            end 
        endcase
    end

    // 分频时钟设计
    always @(posedge sys_clk or negedge sys_rstn) begin
        if(!sys_rstn) begin
            cnt_clk <= 5'd0;
        end
        else if(cnt_clk == MAX_CLK) begin
            cnt_clk <= 5'd0;
        end
        else begin
            cnt_clk <= cnt_clk + 5'd1;
        end
    end

    // i2c_clk 时钟约束
    always @(posedge sys_clk or negedge sys_rstn) begin
        if(!sys_rstn) begin
            i2c_clk <= 1'b0;
        end
        else if(cnt_clk == MAX_CLK) begin
            i2c_clk <= ~i2c_clk;
        end
        else begin
            i2c_clk <= i2c_clk;
        end
    end

    // 1000us 计数器设计, 此处后期回进行改动
    // always @(posedge i2c_clk or negedge sys_rstn) begin // 这里以 i2c 时钟为基准
    //     if(!sys_rstn) begin
    //         cnt_wait <= 10'd0;
    //     end        
    //     else if(cnt_wait == MAX_1000) begin
    //         cnt_wait <= 10'd0;
    //     end
    //     else begin
    //         cnt_wait <= cnt_wait + 10'd1;
    //     end
    // end

    /* 以下代码全部是i2c_clk */
    // 三段式状态机，第一段
    always @(posedge sys_clk or negedge sys_rstn) begin
        if(!sys_rstn) begin
            cstate <= IDLE;
        end
        else begin
            cstate <= nstate;
        end
    end

    // 三段式状态机，第二段，描述状态转移
    always @(*) begin
        case (cstate)
            IDLE    :   begin
                            if(skip_en_1 == 1'b1) begin
                                nstate <= START;
                            end
                            else begin
                                nstate <= cstate;
                            end
                        end
            START   :   begin
                            if(skip_en_1 == 1'b1) begin
                                nstate <= SLAVE_ID;
                            end
                            else begin
                                nstate <= cstate;
                            end
                        end
            SLAVE_ID:   begin
                            if(skip_en_1 == 1'b1) begin
                                nstate <= WAIT;
                            end
                            else begin
                                nstate <= cstate;
                            end
                        end
            WAIT    :   begin
                            if(skip_en_1 == 1'b1) begin
                                nstate <= STOP;
                            end
                            else begin
                                nstate <= cstate;
                            end
                        end
            STOP    :   begin
                            if(skip_en_1 == 1'b1) begin
                                nstate <= IDLE;
                            end
                            else begin
                                nstate <= cstate;
                            end
                        end
            default :   begin
                            nstate <= IDLE;
                        end
        endcase
    end
    always @(posedge i2c_clk or negedge sys_rstn) begin
        if(!sys_rstn) begin
            cnt_wait    <= 10'd0    ;
            skip_en_1   <= 1'b0     ;
            cnt_i2c     <= 2'd0     ;
            cnt_bit     <= 3'd0     ;
            i2c_end     <= 1'b0     ;
            step        <= 3'd0     ;
        end
        else begin
            case (cstate)
                IDLE    :   begin
                                if(cnt_wait == MAX_1000) begin
                                    cnt_wait <= 10'd0;
                                end
                                else begin
                                    cnt_wait <= cnt_wait + 1'd1;
                                end
                                if(cnt_wait == MAX_1000 - 1) begin
                                    skip_en_1 <= 1'd1;
                                end
                                else begin
                                    skip_en_1 <= 1'd0;
                                end
                            end
                START   :   begin
                                cnt_i2c <= cnt_i2c + 1'd1;
                                if(cnt_i2c == 2'd2) begin
                                    skip_en_1 <= 1'd1;
                                end
                                else begin
                                    skip_en_1 <= 1'd0;       
                                end
                            end
                SLAVE_ID:   begin
                                cnt_i2c <= cnt_i2c + 1'd1;
                                // if(cnt_i2c == 2'd3 && cnt_bit == 3'd7) begin
                                //     cnt_bit <= 3'd0;
                                // end
                                if(cnt_i2c == 2'd3) begin
                                    cnt_bit <= cnt_bit + 1'd1;
                                end
                                else if(cnt_bit == 3'd7) begin
                                    cnt_bit <= 3'd0;
                                end
                                if(cnt_bit == 3'd7 && cnt_i2c == 2'd2 && step == 3'd0) begin
                                    skip_en_1 <= 1'd1;
                                end
                                else begin
                                    skip_en_1 <= 1'd0;
                                end
                            end
                WAIT    :   begin
                                if(cnt_wait == MAX_1000) begin
                                    cnt_wait <= 10'd0;
                                end
                                else begin
                                    cnt_wait <= cnt_wait + 1'b1;
                                end
                                if(cnt_wait == 10'd998 && step == 3'd0) begin
                                    skip_en_1 <= 1'b1;
                                end
                                else begin
                                    skip_en_1 <= 1'b0;
                                end
                            end
                STOP    :   begin
                                cnt_i2c <= cnt_i2c + 1'b1;
                                if(cnt_i2c == 2'd2 && step == 3'd0) begin
                                    skip_en_1 <= 1'b1;
                                    i2c_end <= 1'b1;
                                end
                                else begin
                                    skip_en_1 <= 1'b0;
                                    i2c_end <= 1'b0;
                                end
                                if(i2c_end == 1'b1) begin
                                    step <= 1'b1;
                                end
                                else begin
                                    step <= 1'b0;
                                end
                            end
                default :   begin   // 状态中不操作的信号在 default 中操作
                                cnt_wait   <= 10'd0    ;
                                skip_en_1  <= 1'b0     ;
                                cnt_i2c    <= 2'd0     ;
                                cnt_bit    <= 3'd0     ;
                                i2c_end    <= 1'b0     ;
                                step       <= step     ;
                            end
            endcase
        end
    end

    // 约束 i2c_scl
    always @(*) begin
        case (cstate)
            IDLE    :   i2c_scl = 1'b1;
            START   :   begin
                            if(cnt_i2c == 2'd3)
                                i2c_scl = 1'b0;
                            else
                                i2c_scl = 1'b1;
                        end
            SLAVE_ID:   begin
                            if(cnt_i2c == 2'd0 || cnt_i2c == 2'd3)
                                i2c_scl = 1'b0;
                            else
                                i2c_scl = 1'b1;
                        end
            WAIT    :   i2c_scl = 1'b0;
            STOP    :   begin
                            if(cnt_i2c == 2'd0) begin
                                i2c_scl = 1'b0;
                            end
                            else i2c_scl = 1'b1;
                        end
            default :   i2c_scl = 1'b1;
        endcase
    end

    // 约束 i2c_scl
    always @(*) begin
        case (cstate)
            IDLE    :   i2c_sda = 1'b1;
            START   :   begin
                            if(cnt_i2c == 2'b0)
                                i2c_sda = 1'b1;
                            else
                                i2c_sda = 1'b0;
                        end
            SLAVE_ID:   i2c_sda = slave_id[7-cnt_bit];
            WAIT    :   i2c_sda = 1'b0;
            STOP    :   begin
                            if(cnt_i2c == 2'd3) begin
                                i2c_sda = 1'b1;
                            end
                            else begin
                                i2c_sda = 1'b0;
                            end
                        end
            default :   i2c_sda = 1'b1;
                
        endcase
    end

    // 约束 i2c_sda
endmodule //i2c_ctrl