#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2019 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.xf/3.2/QcomPkg/SocPkg/8250/Include/msmhwiobase.h#6 $
  $DateTime: 2019/07/25 10:57:01 $
  $Author: pwbldsvc $

  ===========================================================================
*/


#define USB3_PRI_USB30_PRIM_BASE  USB3_PRI_USB31_PRIM_MVS_WRAPPER_BASE
#define USB3_2ND_USB30_PRIM_BASE  USB3_2ND_USB31_PRIM_MVS_WRAPPER_BASE


/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV0
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV0_BASE                                    0x00000000
#define AOP_SS_MSG_RAM_DRV0_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV0_BASE_PHYS                               0x00000000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV0_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV0_END_BASE                                0x000003ff
#define AOP_SS_MSG_RAM_DRV0_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV0_END_BASE_PHYS                           0x000003ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV0_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV0_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV0_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV0_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV1_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV1_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV1_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV1_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV2_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV2_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV2_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV2_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV3_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV3_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV3_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV3_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV4_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV4_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV4_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV4_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV5_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV5_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV5_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV5_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV6_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV6_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV6_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV6_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV7_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV7_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV7_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV7_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV8_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV8_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV8_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV8_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV9_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV9_SIZE_BASE                               0x00000400
#define AOP_SS_MSG_RAM_DRV9_SIZE_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV9_SIZE_BASE_PHYS                          0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV10_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV10_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV10_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV10_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV11_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV11_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV11_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV11_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV12_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV12_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV12_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV12_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV13_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV13_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV13_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV13_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV14_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV14_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV14_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV14_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV15_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV15_SIZE_BASE                              0x00000400
#define AOP_SS_MSG_RAM_DRV15_SIZE_BASE_SIZE                         0x00000000
#define AOP_SS_MSG_RAM_DRV15_SIZE_BASE_PHYS                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM_SIZE
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_SIZE_BASE                                         0x00006000
#define LPASS_LPM_SIZE_BASE_SIZE                                    0x00000000
#define LPASS_LPM_SIZE_BASE_PHYS                                    0x00006000

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_DATA_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SSC_SDC_DATA_RAM_SIZE_BASE                                  0x00007cff
#define SSC_SDC_DATA_RAM_SIZE_BASE_SIZE                             0x00000000
#define SSC_SDC_DATA_RAM_SIZE_BASE_PHYS                             0x00007cff

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_CODE_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SSC_SDC_CODE_RAM_SIZE_BASE                                  0x00007d00
#define SSC_SDC_CODE_RAM_SIZE_BASE_SIZE                             0x00000000
#define SSC_SDC_CODE_RAM_SIZE_BASE_PHYS                             0x00007d00

/*----------------------------------------------------------------------------
 * BASE: SDC_DATA_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SDC_DATA_RAM_SIZE_BASE                                      0x00008000
#define SDC_DATA_RAM_SIZE_BASE_SIZE                                 0x00000000
#define SDC_DATA_RAM_SIZE_BASE_PHYS                                 0x00008000

/*----------------------------------------------------------------------------
 * BASE: SSC_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SSC_RAM_SIZE_BASE                                           0x0000b800
#define SSC_RAM_SIZE_BASE_SIZE                                      0x00000000
#define SSC_RAM_SIZE_BASE_PHYS                                      0x0000b800

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV1
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV1_BASE                                    0x00010000
#define AOP_SS_MSG_RAM_DRV1_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV1_BASE_PHYS                               0x00010000

/*----------------------------------------------------------------------------
 * BASE: SDC_CODE_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SDC_CODE_RAM_SIZE_BASE                                      0x00010000
#define SDC_CODE_RAM_SIZE_BASE_SIZE                                 0x00000000
#define SDC_CODE_RAM_SIZE_BASE_PHYS                                 0x00010000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV1_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV1_END_BASE                                0x000103ff
#define AOP_SS_MSG_RAM_DRV1_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV1_END_BASE_PHYS                           0x000103ff

/*----------------------------------------------------------------------------
 * BASE: DCC_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define DCC_RAM_SIZE_BASE                                           0x00018000
#define DCC_RAM_SIZE_BASE_SIZE                                      0x00000000
#define DCC_RAM_SIZE_BASE_PHYS                                      0x00018000

/*----------------------------------------------------------------------------
 * BASE: AOP_DATA_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_DATA_RAM_SIZE_BASE                                      0x00020000
#define AOP_DATA_RAM_SIZE_BASE_SIZE                                 0x00000000
#define AOP_DATA_RAM_SIZE_BASE_PHYS                                 0x00020000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV2
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV2_BASE                                    0x00020000
#define AOP_SS_MSG_RAM_DRV2_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV2_BASE_PHYS                               0x00020000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV2_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV2_END_BASE                                0x000203ff
#define AOP_SS_MSG_RAM_DRV2_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV2_END_BASE_PHYS                           0x000203ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV3
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV3_BASE                                    0x00030000
#define AOP_SS_MSG_RAM_DRV3_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV3_BASE_PHYS                               0x00030000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV3_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV3_END_BASE                                0x000303ff
#define AOP_SS_MSG_RAM_DRV3_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV3_END_BASE_PHYS                           0x000303ff

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_SIZE
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_SIZE_BASE                                          0x0003c000
#define BOOT_ROM_SIZE_BASE_SIZE                                     0x00000000
#define BOOT_ROM_SIZE_BASE_PHYS                                     0x0003c000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM_SIZE
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_SIZE_BASE                                       0x00040000
#define SYSTEM_IMEM_SIZE_BASE_SIZE                                  0x00000000
#define SYSTEM_IMEM_SIZE_BASE_PHYS                                  0x00040000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV4
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV4_BASE                                    0x00040000
#define AOP_SS_MSG_RAM_DRV4_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV4_BASE_PHYS                               0x00040000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV4_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV4_END_BASE                                0x000403ff
#define AOP_SS_MSG_RAM_DRV4_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV4_END_BASE_PHYS                           0x000403ff

/*----------------------------------------------------------------------------
 * BASE: SSC_MPU_CFG_SSC_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE                            0x0004a000
#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE_SIZE                       0x00001500
#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE_PHYS                       0x0004a000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV5
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV5_BASE                                    0x00050000
#define AOP_SS_MSG_RAM_DRV5_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV5_BASE_PHYS                               0x00050000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV5_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV5_END_BASE                                0x000503ff
#define AOP_SS_MSG_RAM_DRV5_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV5_END_BASE_PHYS                           0x000503ff

/*----------------------------------------------------------------------------
 * BASE: AOP_CODE_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_CODE_RAM_SIZE_BASE                                      0x00060000
#define AOP_CODE_RAM_SIZE_BASE_SIZE                                 0x00000000
#define AOP_CODE_RAM_SIZE_BASE_PHYS                                 0x00060000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV6
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV6_BASE                                    0x00060000
#define AOP_SS_MSG_RAM_DRV6_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV6_BASE_PHYS                               0x00060000

/*----------------------------------------------------------------------------
 * BASE: NPU_THROTTLE_NPU_DMA_THROTTLE_BWMON_WRAPPER_2
 *--------------------------------------------------------------------------*/

#define NPU_THROTTLE_NPU_DMA_THROTTLE_BWMON_WRAPPER_2_BASE          0x00060000
#define NPU_THROTTLE_NPU_DMA_THROTTLE_BWMON_WRAPPER_2_BASE_SIZE     0x00001000
#define NPU_THROTTLE_NPU_DMA_THROTTLE_BWMON_WRAPPER_2_BASE_PHYS     0x00060000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV6_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV6_END_BASE                                0x000603ff
#define AOP_SS_MSG_RAM_DRV6_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV6_END_BASE_PHYS                           0x000603ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV7
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV7_BASE                                    0x00070000
#define AOP_SS_MSG_RAM_DRV7_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV7_BASE_PHYS                               0x00070000

/*----------------------------------------------------------------------------
 * BASE: NPU_THROTTLE_NPU_DSP_THROTTLE_BWMON_WRAPPER_1
 *--------------------------------------------------------------------------*/

#define NPU_THROTTLE_NPU_DSP_THROTTLE_BWMON_WRAPPER_1_BASE          0x00070000
#define NPU_THROTTLE_NPU_DSP_THROTTLE_BWMON_WRAPPER_1_BASE_SIZE     0x00001000
#define NPU_THROTTLE_NPU_DSP_THROTTLE_BWMON_WRAPPER_1_BASE_PHYS     0x00070000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV7_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV7_END_BASE                                0x000703ff
#define AOP_SS_MSG_RAM_DRV7_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV7_END_BASE_PHYS                           0x000703ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV8
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV8_BASE                                    0x00080000
#define AOP_SS_MSG_RAM_DRV8_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV8_BASE_PHYS                               0x00080000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV8_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV8_END_BASE                                0x000803ff
#define AOP_SS_MSG_RAM_DRV8_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV8_END_BASE_PHYS                           0x000803ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV9
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV9_BASE                                    0x00090000
#define AOP_SS_MSG_RAM_DRV9_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_DRV9_BASE_PHYS                               0x00090000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV9_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV9_END_BASE                                0x000903ff
#define AOP_SS_MSG_RAM_DRV9_END_BASE_SIZE                           0x00000000
#define AOP_SS_MSG_RAM_DRV9_END_BASE_PHYS                           0x000903ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV10
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV10_BASE                                   0x000a0000
#define AOP_SS_MSG_RAM_DRV10_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV10_BASE_PHYS                              0x000a0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV10_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV10_END_BASE                               0x000a03ff
#define AOP_SS_MSG_RAM_DRV10_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV10_END_BASE_PHYS                          0x000a03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV11
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV11_BASE                                   0x000b0000
#define AOP_SS_MSG_RAM_DRV11_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV11_BASE_PHYS                              0x000b0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV11_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV11_END_BASE                               0x000b03ff
#define AOP_SS_MSG_RAM_DRV11_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV11_END_BASE_PHYS                          0x000b03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV12
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV12_BASE                                   0x000c0000
#define AOP_SS_MSG_RAM_DRV12_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV12_BASE_PHYS                              0x000c0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV12_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV12_END_BASE                               0x000c03ff
#define AOP_SS_MSG_RAM_DRV12_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV12_END_BASE_PHYS                          0x000c03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV13
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV13_BASE                                   0x000d0000
#define AOP_SS_MSG_RAM_DRV13_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV13_BASE_PHYS                              0x000d0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV13_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV13_END_BASE                               0x000d03ff
#define AOP_SS_MSG_RAM_DRV13_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV13_END_BASE_PHYS                          0x000d03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV14
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV14_BASE                                   0x000e0000
#define AOP_SS_MSG_RAM_DRV14_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV14_BASE_PHYS                              0x000e0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV14_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV14_END_BASE                               0x000e03ff
#define AOP_SS_MSG_RAM_DRV14_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV14_END_BASE_PHYS                          0x000e03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV15
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV15_BASE                                   0x000f0000
#define AOP_SS_MSG_RAM_DRV15_BASE_SIZE                              0x00000000
#define AOP_SS_MSG_RAM_DRV15_BASE_PHYS                              0x000f0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV15_END
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV15_END_BASE                               0x000f03ff
#define AOP_SS_MSG_RAM_DRV15_END_BASE_SIZE                          0x00000000
#define AOP_SS_MSG_RAM_DRV15_END_BASE_PHYS                          0x000f03ff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_SIZE_BASE                                    0x00100000
#define AOP_SS_MSG_RAM_SIZE_BASE_SIZE                               0x00000000
#define AOP_SS_MSG_RAM_SIZE_BASE_PHYS                               0x00100000

/*----------------------------------------------------------------------------
 * BASE: CLK_CTL
 *--------------------------------------------------------------------------*/

#define CLK_CTL_BASE                                                0x00100000
#define CLK_CTL_BASE_SIZE                                           0x00200000
#define CLK_CTL_BASE_PHYS                                           0x00100000

/*----------------------------------------------------------------------------
 * BASE: LPASS_QDSP6_TCM_SIZE
 *--------------------------------------------------------------------------*/

#define LPASS_QDSP6_TCM_SIZE_BASE                                   0x00180000
#define LPASS_QDSP6_TCM_SIZE_BASE_SIZE                              0x00000000
#define LPASS_QDSP6_TCM_SIZE_BASE_PHYS                              0x00180000

/*----------------------------------------------------------------------------
 * BASE: BOOT_IMEM_SIZE
 *--------------------------------------------------------------------------*/

#define BOOT_IMEM_SIZE_BASE                                         0x00200000
#define BOOT_IMEM_SIZE_BASE_SIZE                                    0x00000000
#define BOOT_IMEM_SIZE_BASE_PHYS                                    0x00200000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_START_ADDRESS_BASE                                 0x00300000
#define BOOT_ROM_START_ADDRESS_BASE_SIZE                            0x00000000
#define BOOT_ROM_START_ADDRESS_BASE_PHYS                            0x00300000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_BASE                                               0x00300000
#define BOOT_ROM_BASE_SIZE                                          0x00100000
#define BOOT_ROM_BASE_PHYS                                          0x00300000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_END_ADDRESS_BASE                                   0x0033bfff
#define BOOT_ROM_END_ADDRESS_BASE_SIZE                              0x00000000
#define BOOT_ROM_END_ADDRESS_BASE_PHYS                              0x0033bfff

/*----------------------------------------------------------------------------
 * BASE: SSC_QDSP6_TCM_SIZE
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6_TCM_SIZE_BASE                                     0x00400000
#define SSC_QDSP6_TCM_SIZE_BASE_SIZE                                0x00000000
#define SSC_QDSP6_TCM_SIZE_BASE_PHYS                                0x00400000

/*----------------------------------------------------------------------------
 * BASE: IPC_ROUTER_TOP
 *--------------------------------------------------------------------------*/

#define IPC_ROUTER_TOP_BASE                                         0x00400000
#define IPC_ROUTER_TOP_BASE_SIZE                                    0x00100000
#define IPC_ROUTER_TOP_BASE_PHYS                                    0x00400000

/*----------------------------------------------------------------------------
 * BASE: RAMBLUR_PIMEM
 *--------------------------------------------------------------------------*/

#define RAMBLUR_PIMEM_BASE                                          0x00610000
#define RAMBLUR_PIMEM_BASE_SIZE                                     0x00008000
#define RAMBLUR_PIMEM_BASE_PHYS                                     0x00610000

/*----------------------------------------------------------------------------
 * BASE: OCIMEM_WRAPPER_CSR
 *--------------------------------------------------------------------------*/

#define OCIMEM_WRAPPER_CSR_BASE                                     0x00618000
#define OCIMEM_WRAPPER_CSR_BASE_SIZE                                0x00006000
#define OCIMEM_WRAPPER_CSR_BASE_PHYS                                0x00618000

#define OCIMEM_MPU_WRAPPER_REG_BASE_PHYS                            (OCIMEM_WRAPPER_CSR_BASE_PHYS + 0x00004000)
#define OCIMEM_MPU_WRAPPER_REG_BASE_OFFS                            0x00004000
#define OCIMEM_MPU_WRAPPER_REG_BASE_SIZE                            0x00001400

#define OCIMEM_MPU_REG_BASE_PHYS                                    (OCIMEM_WRAPPER_CSR_BASE_PHYS + 0x00004000)
#define OCIMEM_MPU_REG_BASE_OFFS                                    0x00004000
#define OCIMEM_MPU_REG_BASE_SIZE                                    0x00001400

/*----------------------------------------------------------------------------
 * BASE: CX_CPR3
 *--------------------------------------------------------------------------*/

#define CX_CPR3_BASE                                                0x00628000
#define CX_CPR3_BASE_SIZE                                           0x00004000
#define CX_CPR3_BASE_PHYS                                           0x00628000

/*----------------------------------------------------------------------------
 * BASE: MX_CPR3
 *--------------------------------------------------------------------------*/

#define MX_CPR3_BASE                                                0x0062c000
#define MX_CPR3_BASE_SIZE                                           0x00004000
#define MX_CPR3_BASE_PHYS                                           0x0062c000

/*----------------------------------------------------------------------------
 * BASE: MMCX_CPR3
 *--------------------------------------------------------------------------*/

#define MMCX_CPR3_BASE                                              0x00630000
#define MMCX_CPR3_BASE_SIZE                                         0x00004000
#define MMCX_CPR3_BASE_PHYS                                         0x00630000

/*----------------------------------------------------------------------------
 * BASE: RDPM_RDPM
 *--------------------------------------------------------------------------*/

#define RDPM_RDPM_BASE                                              0x00634000
#define RDPM_RDPM_BASE_SIZE                                         0x00000800
#define RDPM_RDPM_BASE_PHYS                                         0x00634000

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0x00780000
#define SECURITY_CONTROL_BASE_SIZE                                  0x00010000
#define SECURITY_CONTROL_BASE_PHYS                                  0x00780000

/*----------------------------------------------------------------------------
 * BASE: PRNG_CFG_PRNG_TOP
 *--------------------------------------------------------------------------*/

#define PRNG_CFG_PRNG_TOP_BASE                                      0x00790000
#define PRNG_CFG_PRNG_TOP_BASE_SIZE                                 0x00010000
#define PRNG_CFG_PRNG_TOP_BASE_PHYS                                 0x00790000

/*----------------------------------------------------------------------------
 * BASE: SC_TCM_SIZE
 *--------------------------------------------------------------------------*/

#define SC_TCM_SIZE_BASE                                            0x00800000
#define SC_TCM_SIZE_BASE_SIZE                                       0x00000000
#define SC_TCM_SIZE_BASE_PHYS                                       0x00800000

/*----------------------------------------------------------------------------
 * BASE: QUPV3_2_QUPV3_ID_0
 *--------------------------------------------------------------------------*/

#define QUPV3_2_QUPV3_ID_0_BASE                                     0x00800000
#define QUPV3_2_QUPV3_ID_0_BASE_SIZE                                0x00100000
#define QUPV3_2_QUPV3_ID_0_BASE_PHYS                                0x00800000

/*----------------------------------------------------------------------------
 * BASE: QUPV3_0_QUPV3_ID_1
 *--------------------------------------------------------------------------*/

#define QUPV3_0_QUPV3_ID_1_BASE                                     0x00900000
#define QUPV3_0_QUPV3_ID_1_BASE_SIZE                                0x00100000
#define QUPV3_0_QUPV3_ID_1_BASE_PHYS                                0x00900000

/*----------------------------------------------------------------------------
 * BASE: QUPV3_1_QUPV3_ID_0
 *--------------------------------------------------------------------------*/

#define QUPV3_1_QUPV3_ID_0_BASE                                     0x00a00000
#define QUPV3_1_QUPV3_ID_0_BASE_SIZE                                0x00100000
#define QUPV3_1_QUPV3_ID_0_BASE_PHYS                                0x00a00000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_AHB2PHY_NORTH
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_AHB2PHY_NORTH_BASE                                0x00ff0000
#define PERIPH_SS_AHB2PHY_NORTH_BASE_SIZE                           0x00004000
#define PERIPH_SS_AHB2PHY_NORTH_BASE_PHYS                           0x00ff0000

/*----------------------------------------------------------------------------
 * BASE: SNOC_THROTTLE_THROTTLE_WRAPPER_1
 *--------------------------------------------------------------------------*/

#define SNOC_THROTTLE_THROTTLE_WRAPPER_1_BASE                       0x00ff4000
#define SNOC_THROTTLE_THROTTLE_WRAPPER_1_BASE_SIZE                  0x00001000
#define SNOC_THROTTLE_THROTTLE_WRAPPER_1_BASE_PHYS                  0x00ff4000

/*----------------------------------------------------------------------------
 * BASE: PCIE_THROTTLE_THROTTLE_BWMON_WRAPPER_1
 *--------------------------------------------------------------------------*/

#define PCIE_THROTTLE_THROTTLE_BWMON_WRAPPER_1_BASE                 0x00ff5000
#define PCIE_THROTTLE_THROTTLE_BWMON_WRAPPER_1_BASE_SIZE            0x00001000
#define PCIE_THROTTLE_THROTTLE_BWMON_WRAPPER_1_BASE_PHYS            0x00ff5000

/*----------------------------------------------------------------------------
 * BASE: QDSS_STM_SIZE
 *--------------------------------------------------------------------------*/

#define QDSS_STM_SIZE_BASE                                          0x01000000
#define QDSS_STM_SIZE_BASE_SIZE                                     0x00000000
#define QDSS_STM_SIZE_BASE_PHYS                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: TITAN_THROTTLE_RT_THROTTLE_WRAPPER_2
 *--------------------------------------------------------------------------*/

#define TITAN_THROTTLE_RT_THROTTLE_WRAPPER_2_BASE                   0x01000000
#define TITAN_THROTTLE_RT_THROTTLE_WRAPPER_2_BASE_SIZE              0x00001000
#define TITAN_THROTTLE_RT_THROTTLE_WRAPPER_2_BASE_PHYS              0x01000000

/*----------------------------------------------------------------------------
 * BASE: MDSS_THROTTLE_THROTTLE_WRAPPER_1
 *--------------------------------------------------------------------------*/

#define MDSS_THROTTLE_THROTTLE_WRAPPER_1_BASE                       0x01001000
#define MDSS_THROTTLE_THROTTLE_WRAPPER_1_BASE_SIZE                  0x00001000
#define MDSS_THROTTLE_THROTTLE_WRAPPER_1_BASE_PHYS                  0x01001000

/*----------------------------------------------------------------------------
 * BASE: VIDEO_THROTTLE_VCODEC_THROTTLE_BWMON_WRAPPER_2
 *--------------------------------------------------------------------------*/

#define VIDEO_THROTTLE_VCODEC_THROTTLE_BWMON_WRAPPER_2_BASE         0x01002000
#define VIDEO_THROTTLE_VCODEC_THROTTLE_BWMON_WRAPPER_2_BASE_SIZE    0x00001000
#define VIDEO_THROTTLE_VCODEC_THROTTLE_BWMON_WRAPPER_2_BASE_PHYS    0x01002000

/*----------------------------------------------------------------------------
 * BASE: TITAN_THROTTLE_NRT_THROTTLE_WRAPPER_3
 *--------------------------------------------------------------------------*/

#define TITAN_THROTTLE_NRT_THROTTLE_WRAPPER_3_BASE                  0x01003000
#define TITAN_THROTTLE_NRT_THROTTLE_WRAPPER_3_BASE_SIZE             0x00001000
#define TITAN_THROTTLE_NRT_THROTTLE_WRAPPER_3_BASE_PHYS             0x01003000

/*----------------------------------------------------------------------------
 * BASE: VIDEO_THROTTLE_CVP_THROTTLE_BWMON_WRAPPER_1
 *--------------------------------------------------------------------------*/

#define VIDEO_THROTTLE_CVP_THROTTLE_BWMON_WRAPPER_1_BASE            0x01004000
#define VIDEO_THROTTLE_CVP_THROTTLE_BWMON_WRAPPER_1_BASE_SIZE       0x00001000
#define VIDEO_THROTTLE_CVP_THROTTLE_BWMON_WRAPPER_1_BASE_PHYS       0x01004000

/*----------------------------------------------------------------------------
 * BASE: QC_DCC_KONA_96KB8LL
 *--------------------------------------------------------------------------*/

#define QC_DCC_KONA_96KB8LL_BASE                                    0x01020000
#define QC_DCC_KONA_96KB8LL_BASE_SIZE                               0x00020000
#define QC_DCC_KONA_96KB8LL_BASE_PHYS                               0x01020000

/*----------------------------------------------------------------------------
 * BASE: DCC_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define DCC_RAM_START_ADDRESS_BASE                                  0x01028000
#define DCC_RAM_START_ADDRESS_BASE_SIZE                             0x00000000
#define DCC_RAM_START_ADDRESS_BASE_PHYS                             0x01028000

/*----------------------------------------------------------------------------
 * BASE: DCC_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define DCC_RAM_END_ADDRESS_BASE                                    0x0103ffff
#define DCC_RAM_END_ADDRESS_BASE_SIZE                               0x00000000
#define DCC_RAM_END_ADDRESS_BASE_PHYS                               0x0103ffff

/*----------------------------------------------------------------------------
 * BASE: QM
 *--------------------------------------------------------------------------*/

#define QM_BASE                                                     0x010b8000
#define QM_BASE_SIZE                                                0x00004000
#define QM_BASE_PHYS                                                0x010b8000

/*----------------------------------------------------------------------------
 * BASE: QM_MPU_CFG_QM_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE                              0x010bc000
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_SIZE                         0x00001200
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_PHYS                         0x010bc000

/*----------------------------------------------------------------------------
 * BASE: CONFIG_NOC_WRAPPER
 *--------------------------------------------------------------------------*/

#define CONFIG_NOC_WRAPPER_BASE                                     0x01500000
#define CONFIG_NOC_WRAPPER_BASE_SIZE                                0x00028000
#define CONFIG_NOC_WRAPPER_BASE_PHYS                                0x01500000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_NOC
 *--------------------------------------------------------------------------*/

#define SYSTEM_NOC_BASE                                             0x01620000
#define SYSTEM_NOC_BASE_SIZE                                        0x0001c200
#define SYSTEM_NOC_BASE_PHYS                                        0x01620000

/*----------------------------------------------------------------------------
 * BASE: AGGRE_NOC_AGGRE_NOC
 *--------------------------------------------------------------------------*/

#define AGGRE_NOC_AGGRE_NOC_BASE                                    0x016e0000
#define AGGRE_NOC_AGGRE_NOC_BASE_SIZE                               0x00060000
#define AGGRE_NOC_AGGRE_NOC_BASE_PHYS                               0x016e0000

/*----------------------------------------------------------------------------
 * BASE: MMSS_NOC
 *--------------------------------------------------------------------------*/

#define MMSS_NOC_BASE                                               0x01740000
#define MMSS_NOC_BASE_SIZE                                          0x0001f080
#define MMSS_NOC_BASE_PHYS                                          0x01740000

/*----------------------------------------------------------------------------
 * BASE: SP_SCSR
 *--------------------------------------------------------------------------*/

#define SP_SCSR_BASE                                                0x01800000
#define SP_SCSR_BASE_SIZE                                           0x000a0000
#define SP_SCSR_BASE_PHYS                                           0x01800000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X1_PCIE_WRAPPER_AHB_W_PHY_G3X1
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X1_PCIE_WRAPPER_AHB_W_PHY_G3X1_BASE                0x01c00000
#define PCIE_GEN3X1_PCIE_WRAPPER_AHB_W_PHY_G3X1_BASE_SIZE           0x00008000
#define PCIE_GEN3X1_PCIE_WRAPPER_AHB_W_PHY_G3X1_BASE_PHYS           0x01c00000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X2_PCIE_WRAPPER_AHB_W_PHY_G3X2
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X2_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE                0x01c08000
#define PCIE_GEN3X2_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE_SIZE           0x00008000
#define PCIE_GEN3X2_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE_PHYS           0x01c08000

/*----------------------------------------------------------------------------
 * BASE: PCIE_MODEM_PCIE_WRAPPER_AHB_W_PHY_G3X2
 *--------------------------------------------------------------------------*/

#define PCIE_MODEM_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE                 0x01c10000
#define PCIE_MODEM_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE_SIZE            0x00008000
#define PCIE_MODEM_PCIE_WRAPPER_AHB_W_PHY_G3X2_BASE_PHYS            0x01c10000

/*----------------------------------------------------------------------------
 * BASE: UFS_MEM_UFS_2LANE_REGS
 *--------------------------------------------------------------------------*/

#define UFS_MEM_UFS_2LANE_REGS_BASE                                 0x01d80000
#define UFS_MEM_UFS_2LANE_REGS_BASE_SIZE                            0x00020000
#define UFS_MEM_UFS_2LANE_REGS_BASE_PHYS                            0x01d80000

/*----------------------------------------------------------------------------
 * BASE: UFS_CARD_UFS_1LANE_REGS
 *--------------------------------------------------------------------------*/

#define UFS_CARD_UFS_1LANE_REGS_BASE                                0x01da0000
#define UFS_CARD_UFS_1LANE_REGS_BASE_SIZE                           0x00020000
#define UFS_CARD_UFS_1LANE_REGS_BASE_PHYS                           0x01da0000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_TOP_BASE                                     0x01dc0000
#define CRYPTO0_CRYPTO_TOP_BASE_SIZE                                0x00040000
#define CRYPTO0_CRYPTO_TOP_BASE_PHYS                                0x01dc0000

/*----------------------------------------------------------------------------
 * BASE: IPA_0_IPA_WRAPPER
 *--------------------------------------------------------------------------*/

#define IPA_0_IPA_WRAPPER_BASE                                      0x01e00000
#define IPA_0_IPA_WRAPPER_BASE_SIZE                                 0x00100000
#define IPA_0_IPA_WRAPPER_BASE_PHYS                                 0x01e00000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0x01f00000
#define CORE_TOP_CSR_BASE_SIZE                                      0x00100000
#define CORE_TOP_CSR_BASE_PHYS                                      0x01f00000

/*----------------------------------------------------------------------------
 * BASE: SSC_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6_TCM_BASE                                          0x02000000
#define SSC_QDSP6_TCM_BASE_SIZE                                     0x00000000
#define SSC_QDSP6_TCM_BASE_PHYS                                     0x02000000

/*----------------------------------------------------------------------------
 * BASE: SSC
 *--------------------------------------------------------------------------*/

#define SSC_BASE                                                    0x02000000
#define SSC_BASE_SIZE                                               0x00c00000
#define SSC_BASE_PHYS                                               0x02000000

/*----------------------------------------------------------------------------
 * BASE: SSC_QDSP6_TCM_END
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6_TCM_END_BASE                                      0x023fffff
#define SSC_QDSP6_TCM_END_BASE_SIZE                                 0x00000000
#define SSC_QDSP6_TCM_END_BASE_PHYS                                 0x023fffff

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_SDC_CODE_RAM_START_ADDRESS_BASE                         0x02800000
#define SSC_SDC_CODE_RAM_START_ADDRESS_BASE_SIZE                    0x00000000
#define SSC_SDC_CODE_RAM_START_ADDRESS_BASE_PHYS                    0x02800000

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_CODE_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_SDC_CODE_RAM_END_ADDRESS_BASE                           0x02807cff
#define SSC_SDC_CODE_RAM_END_ADDRESS_BASE_SIZE                      0x00000000
#define SSC_SDC_CODE_RAM_END_ADDRESS_BASE_PHYS                      0x02807cff

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_SDC_DATA_RAM_START_ADDRESS_BASE                         0x028e0000
#define SSC_SDC_DATA_RAM_START_ADDRESS_BASE_SIZE                    0x00000000
#define SSC_SDC_DATA_RAM_START_ADDRESS_BASE_PHYS                    0x028e0000

/*----------------------------------------------------------------------------
 * BASE: SSC_SDC_DATA_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_SDC_DATA_RAM_END_ADDRESS_BASE                           0x028e7cfe
#define SSC_SDC_DATA_RAM_END_ADDRESS_BASE_SIZE                      0x00000000
#define SSC_SDC_DATA_RAM_END_ADDRESS_BASE_PHYS                      0x028e7cfe

/*----------------------------------------------------------------------------
 * BASE: SSC_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_RAM_START_ADDRESS_BASE                                  0x02ba0000
#define SSC_RAM_START_ADDRESS_BASE_SIZE                             0x00000000
#define SSC_RAM_START_ADDRESS_BASE_PHYS                             0x02ba0000

/*----------------------------------------------------------------------------
 * BASE: SSC_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_RAM_END_ADDRESS_BASE                                    0x02bab7ff
#define SSC_RAM_END_ADDRESS_BASE_SIZE                               0x00000000
#define SSC_RAM_END_ADDRESS_BASE_PHYS                               0x02bab7ff

/*----------------------------------------------------------------------------
 * BASE: LPASS_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define LPASS_QDSP6_TCM_BASE                                        0x02c00000
#define LPASS_QDSP6_TCM_BASE_SIZE                                   0x00000000
#define LPASS_QDSP6_TCM_BASE_PHYS                                   0x02c00000

/*----------------------------------------------------------------------------
 * BASE: LPASS
 *--------------------------------------------------------------------------*/

#define LPASS_BASE                                                  0x02c00000
#define LPASS_BASE_SIZE                                             0x01080000
#define LPASS_BASE_PHYS                                             0x02c00000

/*----------------------------------------------------------------------------
 * BASE: LPASS_QDSP6_TCM_END
 *--------------------------------------------------------------------------*/

#define LPASS_QDSP6_TCM_END_BASE                                    0x02d7ffff
#define LPASS_QDSP6_TCM_END_BASE_SIZE                               0x00000000
#define LPASS_QDSP6_TCM_END_BASE_PHYS                               0x02d7ffff

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_BASE                                              0x03a10000
#define LPASS_LPM_BASE_SIZE                                         0x00000000
#define LPASS_LPM_BASE_PHYS                                         0x03a10000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM_END
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_END_BASE                                          0x03a15fff
#define LPASS_LPM_END_BASE_SIZE                                     0x00000000
#define LPASS_LPM_END_BASE_PHYS                                     0x03a15fff

/*----------------------------------------------------------------------------
 * BASE: GFX
 *--------------------------------------------------------------------------*/

#define GFX_BASE                                                    0x03d00000
#define GFX_BASE_SIZE                                               0x00100000
#define GFX_BASE_PHYS                                               0x03d00000

/*----------------------------------------------------------------------------
 * BASE: PCIE_MODEM_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_MODEM_SPACE_SIZE_BASE                                  0x04000000
#define PCIE_MODEM_SPACE_SIZE_BASE_SIZE                             0x00000000
#define PCIE_MODEM_SPACE_SIZE_BASE_PHYS                             0x04000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X1_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X1_SPACE_SIZE_BASE                                 0x04000000
#define PCIE_GEN3X1_SPACE_SIZE_BASE_SIZE                            0x00000000
#define PCIE_GEN3X1_SPACE_SIZE_BASE_PHYS                            0x04000000

/*----------------------------------------------------------------------------
 * BASE: PIMEM_SIZE
 *--------------------------------------------------------------------------*/

#define PIMEM_SIZE_BASE                                             0x04000000
#define PIMEM_SIZE_BASE_SIZE                                        0x00000000
#define PIMEM_SIZE_BASE_PHYS                                        0x04000000

/*----------------------------------------------------------------------------
 * BASE: SDC_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_CODE_RAM_START_ADDRESS_BASE                             0x05c00000
#define SDC_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define SDC_CODE_RAM_START_ADDRESS_BASE_PHYS                        0x05c00000

/*----------------------------------------------------------------------------
 * BASE: SDC_CODE_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_CODE_RAM_END_ADDRESS_BASE                               0x05c0ffff
#define SDC_CODE_RAM_END_ADDRESS_BASE_SIZE                          0x00000000
#define SDC_CODE_RAM_END_ADDRESS_BASE_PHYS                          0x05c0ffff

/*----------------------------------------------------------------------------
 * BASE: SDC_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_DATA_RAM_START_ADDRESS_BASE                             0x05ce0000
#define SDC_DATA_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define SDC_DATA_RAM_START_ADDRESS_BASE_PHYS                        0x05ce0000

/*----------------------------------------------------------------------------
 * BASE: SDC_DATA_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_DATA_RAM_END_ADDRESS_BASE                               0x05ce7fff
#define SDC_DATA_RAM_END_ADDRESS_BASE_SIZE                          0x00000000
#define SDC_DATA_RAM_END_ADDRESS_BASE_PHYS                          0x05ce7fff

/*----------------------------------------------------------------------------
 * BASE: QDSS_SOC_DBG
 *--------------------------------------------------------------------------*/

#define QDSS_SOC_DBG_BASE                                           0x06000000
#define QDSS_SOC_DBG_BASE_SIZE                                      0x02000000
#define QDSS_SOC_DBG_BASE_PHYS                                      0x06000000

/*----------------------------------------------------------------------------
 * BASE: TURING
 *--------------------------------------------------------------------------*/

#define TURING_BASE                                                 0x08000000
#define TURING_BASE_SIZE                                            0x00800000
#define TURING_BASE_PHYS                                            0x08000000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC2_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC2_SDCC5_TOP_BASE                               0x08800000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_PHYS                          0x08800000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC4_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC4_SDCC5_TOP_BASE                               0x08840000
#define PERIPH_SS_SDC4_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC4_SDCC5_TOP_BASE_PHYS                          0x08840000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE                      0x08880000
#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE_SIZE                 0x00040000
#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE_PHYS                 0x08880000

/*----------------------------------------------------------------------------
 * BASE: VSENSE_CONTROLLER
 *--------------------------------------------------------------------------*/

#define VSENSE_CONTROLLER_BASE                                      0x088c8000
#define VSENSE_CONTROLLER_BASE_SIZE                                 0x00001000
#define VSENSE_CONTROLLER_BASE_PHYS                                 0x088c8000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_PDM_PERPH_WEB
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_PDM_PERPH_WEB_BASE                                0x088d0000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_SIZE                           0x00004000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_PHYS                           0x088d0000

/*----------------------------------------------------------------------------
 * BASE: QSPI_TOP
 *--------------------------------------------------------------------------*/

#define QSPI_TOP_BASE                                               0x088dc000
#define QSPI_TOP_BASE_SIZE                                          0x00004000
#define QSPI_TOP_BASE_PHYS                                          0x088dc000

/*----------------------------------------------------------------------------
 * BASE: AHB2PHY_SOUTH
 *--------------------------------------------------------------------------*/

#define AHB2PHY_SOUTH_BASE                                          0x088e0000
#define AHB2PHY_SOUTH_BASE_SIZE                                     0x00010000
#define AHB2PHY_SOUTH_BASE_PHYS                                     0x088e0000

/*----------------------------------------------------------------------------
 * BASE: DDR_SS
 *--------------------------------------------------------------------------*/

#define DDR_SS_BASE                                                 0x09000000
#define DDR_SS_BASE_SIZE                                            0x00800000
#define DDR_SS_BASE_PHYS                                            0x09000000

/*----------------------------------------------------------------------------
 * BASE: NPU
 *--------------------------------------------------------------------------*/

#define NPU_BASE                                                    0x09800000
#define NPU_BASE_SIZE                                               0x00800000
#define NPU_BASE_PHYS                                               0x09800000

/*----------------------------------------------------------------------------
 * BASE: USB3_PRI_USB31_PRIM_MVS_WRAPPER
 *--------------------------------------------------------------------------*/

#define USB3_PRI_USB31_PRIM_MVS_WRAPPER_BASE                        0x0a600000
#define USB3_PRI_USB31_PRIM_MVS_WRAPPER_BASE_SIZE                   0x00200000
#define USB3_PRI_USB31_PRIM_MVS_WRAPPER_BASE_PHYS                   0x0a600000

/*----------------------------------------------------------------------------
 * BASE: USB3_2ND_USB31_PRIM_MVS_WRAPPER
 *--------------------------------------------------------------------------*/

#define USB3_2ND_USB31_PRIM_MVS_WRAPPER_BASE                        0x0a800000
#define USB3_2ND_USB31_PRIM_MVS_WRAPPER_BASE_SIZE                   0x00200000
#define USB3_2ND_USB31_PRIM_MVS_WRAPPER_BASE_PHYS                   0x0a800000

/*----------------------------------------------------------------------------
 * BASE: IRIS
 *--------------------------------------------------------------------------*/

#define IRIS_BASE                                                   0x0aa00000
#define IRIS_BASE_SIZE                                              0x00200000
#define IRIS_BASE_PHYS                                              0x0aa00000

/*----------------------------------------------------------------------------
 * BASE: TITAN_SS
 *--------------------------------------------------------------------------*/

#define TITAN_SS_BASE                                               0x0ac00000
#define TITAN_SS_BASE_SIZE                                          0x00121000
#define TITAN_SS_BASE_PHYS                                          0x0ac00000

/*----------------------------------------------------------------------------
 * BASE: MDSS
 *--------------------------------------------------------------------------*/

#define MDSS_BASE                                                   0x0ae00000
#define MDSS_BASE_SIZE                                              0x00200000
#define MDSS_BASE_PHYS                                              0x0ae00000

/*----------------------------------------------------------------------------
 * BASE: AOP_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_CODE_RAM_START_ADDRESS_BASE                             0x0b000000
#define AOP_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define AOP_CODE_RAM_START_ADDRESS_BASE_PHYS                        0x0b000000

/*----------------------------------------------------------------------------
 * BASE: AOSS
 *--------------------------------------------------------------------------*/

#define AOSS_BASE                                                   0x0b000000
#define AOSS_BASE_SIZE                                              0x04000000
#define AOSS_BASE_PHYS                                              0x0b000000

#define TSENS0_REG_BASE_PHYS                                        (AOSS_BASE_PHYS + 0x01222000)
#define TSENS0_REG_BASE_OFFS                                        0x01222000
#define TSENS0_REG_BASE_SIZE                                        0x00001000

#define TSENS1_REG_BASE_PHYS                                        (AOSS_BASE_PHYS + 0x01223000)
#define TSENS1_REG_BASE_OFFS                                        0x01223000
#define TSENS1_REG_BASE_SIZE                                        0x00001000

#define TSENS0_TM_REG_BASE_PHYS                                     (AOSS_BASE_PHYS + 0x01263000)
#define TSENS0_TM_REG_BASE_OFFS                                     0x01263000
#define TSENS0_TM_REG_BASE_SIZE                                     0x00001000

#define TSENS1_TM_REG_BASE_PHYS                                     (AOSS_BASE_PHYS + 0x01265000)
#define TSENS1_TM_REG_BASE_OFFS                                     0x01265000
#define TSENS1_TM_REG_BASE_SIZE                                     0x00001000

/*----------------------------------------------------------------------------
 * BASE: AOP_CODE_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_CODE_RAM_END_ADDRESS_BASE                               0x0b05ffff
#define AOP_CODE_RAM_END_ADDRESS_BASE_SIZE                          0x00000000
#define AOP_CODE_RAM_END_ADDRESS_BASE_PHYS                          0x0b05ffff

/*----------------------------------------------------------------------------
 * BASE: AOP_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_DATA_RAM_START_ADDRESS_BASE                             0x0b0e0000
#define AOP_DATA_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define AOP_DATA_RAM_START_ADDRESS_BASE_PHYS                        0x0b0e0000

/*----------------------------------------------------------------------------
 * BASE: AOP_DATA_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_DATA_RAM_END_ADDRESS_BASE                               0x0b0fffff
#define AOP_DATA_RAM_END_ADDRESS_BASE_SIZE                          0x00000000
#define AOP_DATA_RAM_END_ADDRESS_BASE_PHYS                          0x0b0fffff

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_START_ADDRESS_BASE                           0x0c300000
#define AOP_SS_MSG_RAM_START_ADDRESS_BASE_SIZE                      0x00000000
#define AOP_SS_MSG_RAM_START_ADDRESS_BASE_PHYS                      0x0c300000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_END_ADDRESS_BASE                             0x0c3fffff
#define AOP_SS_MSG_RAM_END_ADDRESS_BASE_SIZE                        0x00000000
#define AOP_SS_MSG_RAM_END_ADDRESS_BASE_PHYS                        0x0c3fffff

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0x0f000000
#define TLMM_BASE_SIZE                                              0x01000000
#define TLMM_BASE_PHYS                                              0x0f000000

/*----------------------------------------------------------------------------
 * BASE: A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE       0x14402000
#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_SIZE  0x00001400
#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_PHYS  0x14402000

/*----------------------------------------------------------------------------
 * BASE: A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE      0x14404000
#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE_SIZE 0x00001800
#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE_PHYS 0x14404000

/*----------------------------------------------------------------------------
 * BASE: BOOT_IMEM_SS_MPU_CFG_MPU32Q2N7S1V0_4_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define BOOT_IMEM_SS_MPU_CFG_MPU32Q2N7S1V0_4_CL36M35L12_AHB_BASE    0x14406000
#define BOOT_IMEM_SS_MPU_CFG_MPU32Q2N7S1V0_4_CL36M35L12_AHB_BASE_SIZE 0x00001200
#define BOOT_IMEM_SS_MPU_CFG_MPU32Q2N7S1V0_4_CL36M35L12_AHB_BASE_PHYS 0x14406000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_BASE                                            0x14680000
#define SYSTEM_IMEM_BASE_SIZE                                       0x00000000
#define SYSTEM_IMEM_BASE_PHYS                                       0x14680000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM_END
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_END_BASE                                        0x146bffff
#define SYSTEM_IMEM_END_BASE_SIZE                                   0x00000000
#define SYSTEM_IMEM_END_BASE_PHYS                                   0x146bffff

/*----------------------------------------------------------------------------
 * BASE: BOOT_IMEM
 *--------------------------------------------------------------------------*/

#define BOOT_IMEM_BASE                                              0x14800000
#define BOOT_IMEM_BASE_SIZE                                         0x00000000
#define BOOT_IMEM_BASE_PHYS                                         0x14800000

/*----------------------------------------------------------------------------
 * BASE: BOOT_IMEM_END
 *--------------------------------------------------------------------------*/

#define BOOT_IMEM_END_BASE                                          0x149fffff
#define BOOT_IMEM_END_BASE_SIZE                                     0x00000000
#define BOOT_IMEM_END_BASE_PHYS                                     0x149fffff

/*----------------------------------------------------------------------------
 * BASE: SMMU_500_APPS_REG_WRAPPER
 *--------------------------------------------------------------------------*/

#define SMMU_500_APPS_REG_WRAPPER_BASE                              0x15000000
#define SMMU_500_APPS_REG_WRAPPER_BASE_SIZE                         0x00200000
#define SMMU_500_APPS_REG_WRAPPER_BASE_PHYS                         0x15000000

/*----------------------------------------------------------------------------
 * BASE: SC_TCM
 *--------------------------------------------------------------------------*/

#define SC_TCM_BASE                                                 0x15800000
#define SC_TCM_BASE_SIZE                                            0x00000000
#define SC_TCM_BASE_PHYS                                            0x15800000

/*----------------------------------------------------------------------------
 * BASE: SC_TCM_END
 *--------------------------------------------------------------------------*/

#define SC_TCM_END_BASE                                             0x15ffffff
#define SC_TCM_END_BASE_SIZE                                        0x00000000
#define SC_TCM_END_BASE_PHYS                                        0x15ffffff

/*----------------------------------------------------------------------------
 * BASE: QDSS_STM
 *--------------------------------------------------------------------------*/

#define QDSS_STM_BASE                                               0x16000000
#define QDSS_STM_BASE_SIZE                                          0x00000000
#define QDSS_STM_BASE_PHYS                                          0x16000000

/*----------------------------------------------------------------------------
 * BASE: QDSS_STM_END
 *--------------------------------------------------------------------------*/

#define QDSS_STM_END_BASE                                           0x16ffffff
#define QDSS_STM_END_BASE_SIZE                                      0x00000000
#define QDSS_STM_END_BASE_PHYS                                      0x16ffffff

/*----------------------------------------------------------------------------
 * BASE: APSS_HM
 *--------------------------------------------------------------------------*/

#define APSS_HM_BASE                                                0x17800000
#define APSS_HM_BASE_SIZE                                           0x00d99000
#define APSS_HM_BASE_PHYS                                           0x17800000

/*----------------------------------------------------------------------------
 * BASE: PIMEM
 *--------------------------------------------------------------------------*/

#define PIMEM_BASE                                                  0x1c000000
#define PIMEM_BASE_SIZE                                             0x00000000
#define PIMEM_BASE_PHYS                                             0x1c000000

/*----------------------------------------------------------------------------
 * BASE: PIMEM_END
 *--------------------------------------------------------------------------*/

#define PIMEM_END_BASE                                              0x1fffffff
#define PIMEM_END_BASE_SIZE                                         0x00000000
#define PIMEM_END_BASE_PHYS                                         0x1fffffff

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X2_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X2_SPACE_SIZE_BASE                                 0x20000000
#define PCIE_GEN3X2_SPACE_SIZE_BASE_SIZE                            0x00000000
#define PCIE_GEN3X2_SPACE_SIZE_BASE_PHYS                            0x20000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X2_SPACE
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X2_SPACE_BASE                                      0x40000000
#define PCIE_GEN3X2_SPACE_BASE_SIZE                                 0x00000000
#define PCIE_GEN3X2_SPACE_BASE_PHYS                                 0x40000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X2_PCIE_WRAPPER_AXI_NO_EDMA
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X2_PCIE_WRAPPER_AXI_NO_EDMA_BASE                   0x40000000
#define PCIE_GEN3X2_PCIE_WRAPPER_AXI_NO_EDMA_BASE_SIZE              0x02000000
#define PCIE_GEN3X2_PCIE_WRAPPER_AXI_NO_EDMA_BASE_PHYS              0x40000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X2_SPACE_END
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X2_SPACE_END_BASE                                  0x5fffffff
#define PCIE_GEN3X2_SPACE_END_BASE_SIZE                             0x00000000
#define PCIE_GEN3X2_SPACE_END_BASE_PHYS                             0x5fffffff

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X1_SPACE
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X1_SPACE_BASE                                      0x60000000
#define PCIE_GEN3X1_SPACE_BASE_SIZE                                 0x00000000
#define PCIE_GEN3X1_SPACE_BASE_PHYS                                 0x60000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X1_PCIE_WRAPPER_AXI_NO_EDMA
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X1_PCIE_WRAPPER_AXI_NO_EDMA_BASE                   0x60000000
#define PCIE_GEN3X1_PCIE_WRAPPER_AXI_NO_EDMA_BASE_SIZE              0x02000000
#define PCIE_GEN3X1_PCIE_WRAPPER_AXI_NO_EDMA_BASE_PHYS              0x60000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_GEN3X1_SPACE_END
 *--------------------------------------------------------------------------*/

#define PCIE_GEN3X1_SPACE_END_BASE                                  0x63ffffff
#define PCIE_GEN3X1_SPACE_END_BASE_SIZE                             0x00000000
#define PCIE_GEN3X1_SPACE_END_BASE_PHYS                             0x63ffffff

/*----------------------------------------------------------------------------
 * BASE: PCIE_MODEM_SPACE
 *--------------------------------------------------------------------------*/

#define PCIE_MODEM_SPACE_BASE                                       0x64000000
#define PCIE_MODEM_SPACE_BASE_SIZE                                  0x00000000
#define PCIE_MODEM_SPACE_BASE_PHYS                                  0x64000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_MODEM_PCIE_WRAPPER_AXI_NO_EDMA
 *--------------------------------------------------------------------------*/

#define PCIE_MODEM_PCIE_WRAPPER_AXI_NO_EDMA_BASE                    0x64000000
#define PCIE_MODEM_PCIE_WRAPPER_AXI_NO_EDMA_BASE_SIZE               0x02000000
#define PCIE_MODEM_PCIE_WRAPPER_AXI_NO_EDMA_BASE_PHYS               0x64000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_MODEM_SPACE_END
 *--------------------------------------------------------------------------*/

#define PCIE_MODEM_SPACE_END_BASE                                   0x67ffffff
#define PCIE_MODEM_SPACE_END_BASE_SIZE                              0x00000000
#define PCIE_MODEM_SPACE_END_BASE_PHYS                              0x67ffffff

/*----------------------------------------------------------------------------
 * BASE: DDR_SPACE
 *--------------------------------------------------------------------------*/

#define DDR_SPACE_BASE                                              0x80000000
#define DDR_SPACE_BASE_SIZE                                         0x00000000
#define DDR_SPACE_BASE_PHYS                                         0x80000000

/*----------------------------------------------------------------------------
 * BASE: PCIE_1_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_1_SPACE_SIZE_BASE                                      0x300000000uLL
#define PCIE_1_SPACE_SIZE_BASE_SIZE                                 0x00000000
#define PCIE_1_SPACE_SIZE_BASE_PHYS                                 0x300000000uLL

/*----------------------------------------------------------------------------
 * BASE: DDR_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define DDR_SPACE_SIZE_BASE                                         0x380000000uLL
#define DDR_SPACE_SIZE_BASE_SIZE                                    0x00000000
#define DDR_SPACE_SIZE_BASE_PHYS                                    0x380000000uLL

/*----------------------------------------------------------------------------
 * BASE: DDR_SPACE_END
 *--------------------------------------------------------------------------*/

#define DDR_SPACE_END_BASE                                          0x3ffffffffuLL
#define DDR_SPACE_END_BASE_SIZE                                     0x00000000
#define DDR_SPACE_END_BASE_PHYS                                     0x3ffffffffuLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_1_SPACE
 *--------------------------------------------------------------------------*/

#define PCIE_1_SPACE_BASE                                           0x400000000uLL
#define PCIE_1_SPACE_BASE_SIZE                                      0x00000000
#define PCIE_1_SPACE_BASE_PHYS                                      0x400000000uLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_1_SPACE_END
 *--------------------------------------------------------------------------*/

#define PCIE_1_SPACE_END_BASE                                       0x6ffffffffuLL
#define PCIE_1_SPACE_END_BASE_SIZE                                  0x100000000
#define PCIE_1_SPACE_END_BASE_PHYS                                  0x6ffffffffuLL

/*----------------------------------------------------------------------------
 * BASE: DDR_1_SPACE
 *--------------------------------------------------------------------------*/

#define DDR_1_SPACE_BASE                                            0x800000000uLL
#define DDR_1_SPACE_BASE_SIZE                                       0x00000000
#define DDR_1_SPACE_BASE_PHYS                                       0x800000000uLL

/*----------------------------------------------------------------------------
 * BASE: DDR_1_SPACE_SIZE
 *--------------------------------------------------------------------------*/

#define DDR_1_SPACE_SIZE_BASE                                       0x800000000uLL
#define DDR_1_SPACE_SIZE_BASE_SIZE                                  0x00000000
#define DDR_1_SPACE_SIZE_BASE_PHYS                                  0x800000000uLL

/*----------------------------------------------------------------------------
 * BASE: DDR_1_SPACE_END
 *--------------------------------------------------------------------------*/

#define DDR_1_SPACE_END_BASE                                        0xfffffffffuLL
#define DDR_1_SPACE_END_BASE_SIZE                                   0x100000000
#define DDR_1_SPACE_END_BASE_PHYS                                   0xfffffffffuLL


#endif /* __MSMHWIOBASE_H__ */
