
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001d02  00001d96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d02  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000586  00800124  00800124  00001dba  2**0
                  ALLOC
  3 .stab         00000dc8  00000000  00000000  00001dbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006d  00000000  00000000  00002b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002bf1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000009bd  00000000  00000000  00002cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f42  00000000  00000000  0000366e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000853  00000000  00000000  000055b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000199a  00000000  00000000  00005e03  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000590  00000000  00000000  000077a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000a81  00000000  00000000  00007d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009e5  00000000  00000000  000087b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000120  00000000  00000000  00009196  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 54 08 	jmp	0x10a8	; 0x10a8 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 45 09 	jmp	0x128a	; 0x128a <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e0       	ldi	r30, 0x02	; 2
      7c:	fd e1       	ldi	r31, 0x1D	; 29
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	aa 3a       	cpi	r26, 0xAA	; 170
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 7f 0e 	jmp	0x1cfe	; 0x1cfe <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <Kernel_Clock_Prescale>
	
	Debug_Init(0);
      ac:	80 e0       	ldi	r24, 0x00	; 0
      ae:	90 e0       	ldi	r25, 0x00	; 0
      b0:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <Debug_Init>
	Kernel_Init();
      b4:	0e 94 c0 0b 	call	0x1780	; 0x1780 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b8:	80 ee       	ldi	r24, 0xE0	; 224
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	60 e0       	ldi	r22, 0x00	; 0
      be:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      c2:	85 ed       	ldi	r24, 0xD5	; 213
      c4:	90 e0       	ldi	r25, 0x00	; 0
      c6:	61 e0       	ldi	r22, 0x01	; 1
      c8:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      cc:	83 e8       	ldi	r24, 0x83	; 131
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	62 e0       	ldi	r22, 0x02	; 2
      d2:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      d6:	88 e7       	ldi	r24, 0x78	; 120
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	63 e0       	ldi	r22, 0x03	; 3
      dc:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      e0:	87 e7       	ldi	r24, 0x77	; 119
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e8:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <Kernel_Start_Tasks>
      ec:	ff cf       	rjmp	.-2      	; 0xec <SRUDR0+0x26>

000000ee <Task_Disable_Peripherals>:
#include "rgb.h"

void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      ee:	08 95       	ret

000000f0 <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      f0:	0e 94 73 06 	call	0xce6	; 0xce6 <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      f4:	82 e0       	ldi	r24, 0x02	; 2
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample();
      fc:	0e 94 dc 07 	call	0xfb8	; 0xfb8 <Sensors_Sample>
    Kernel_Task_Sleep(120000/KER_TICK_TIME);
     100:	88 e7       	ldi	r24, 0x78	; 120
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	f9 cf       	rjmp	.-14     	; 0xf8 <Task_Sensor+0x8>

00000106 <Task_Radio>:
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
     106:	0f 93       	push	r16
     108:	1f 93       	push	r17
     10a:	df 93       	push	r29
     10c:	cf 93       	push	r28
     10e:	cd b7       	in	r28, 0x3d	; 61
     110:	de b7       	in	r29, 0x3e	; 62
     112:	a0 97       	sbiw	r28, 0x20	; 32
     114:	0f b6       	in	r0, 0x3f	; 63
     116:	f8 94       	cli
     118:	de bf       	out	0x3e, r29	; 62
     11a:	0f be       	out	0x3f, r0	; 63
     11c:	cd bf       	out	0x3d, r28	; 61
  int16_t  DTemp;
  uint16_t DRH;
  uint8_t  buf[32];

  //Radio init with deep sleep
  nRF24L01P_Init();
     11e:	0e 94 40 04 	call	0x880	; 0x880 <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     122:	82 e0       	ldi	r24, 0x02	; 2
     124:	90 e0       	ldi	r25, 0x00	; 0
     126:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>
    Debug_Tx_Byte(buf[5]);
    Debug_Tx_Byte(buf[6]);
    Debug_Tx_Byte(buf[7]);

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 8);
     12a:	8e 01       	movw	r16, r28
     12c:	0f 5f       	subi	r16, 0xFF	; 255
     12e:	1f 4f       	sbci	r17, 0xFF	; 255
  Kernel_Task_Sleep(2000/KER_TICK_TIME);

  while(1){
    
    //Process Vin Data
    Vin = Peripherals_Vin_RawADC_Get();
     130:	0e 94 37 06 	call	0xc6e	; 0xc6e <Peripherals_Vin_RawADC_Get>
    buf[0] = Vin >> 8;
     134:	99 83       	std	Y+1, r25	; 0x01
    buf[1] = Vin & 0xFF;
     136:	8a 83       	std	Y+2, r24	; 0x02

    //Process Analog Temp Data
    ATemp = Peripherals_Analog_Temp_Get();
     138:	0e 94 3c 06 	call	0xc78	; 0xc78 <Peripherals_Analog_Temp_Get>
    buf[2] = ATemp >> 8;
     13c:	29 2f       	mov	r18, r25
     13e:	33 27       	eor	r19, r19
     140:	27 fd       	sbrc	r18, 7
     142:	3a 95       	dec	r19
     144:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = ATemp & 0xFF;
     146:	8c 83       	std	Y+4, r24	; 0x04
    
    //Process Digital Temp Data
    DTemp = Peripherals_Digital_Temp_Get();
     148:	0e 94 3f 06 	call	0xc7e	; 0xc7e <Peripherals_Digital_Temp_Get>
    buf[4] = DTemp >> 8;
     14c:	29 2f       	mov	r18, r25
     14e:	33 27       	eor	r19, r19
     150:	27 fd       	sbrc	r18, 7
     152:	3a 95       	dec	r19
     154:	2d 83       	std	Y+5, r18	; 0x05
    buf[5] = DTemp & 0xFF;
     156:	8e 83       	std	Y+6, r24	; 0x06

    //Process Digital RH Data
    DRH = Peripherals_Digital_RH_Get();
     158:	0e 94 42 06 	call	0xc84	; 0xc84 <Peripherals_Digital_RH_Get>
    buf[6] = DRH >> 8;
     15c:	9f 83       	std	Y+7, r25	; 0x07
    buf[7] = DRH & 0xFF;
     15e:	88 87       	std	Y+8, r24	; 0x08
    
    Debug_Tx_Byte(buf[0]);
     160:	89 81       	ldd	r24, Y+1	; 0x01
     162:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[1]);
     166:	8a 81       	ldd	r24, Y+2	; 0x02
     168:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[2]);
     16c:	8b 81       	ldd	r24, Y+3	; 0x03
     16e:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[3]);
     172:	8c 81       	ldd	r24, Y+4	; 0x04
     174:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[4]);
     178:	8d 81       	ldd	r24, Y+5	; 0x05
     17a:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[5]);
     17e:	8e 81       	ldd	r24, Y+6	; 0x06
     180:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[6]);
     184:	8f 81       	ldd	r24, Y+7	; 0x07
     186:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[7]);
     18a:	88 85       	ldd	r24, Y+8	; 0x08
     18c:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>

    nRF24L01P_WakeUp();
     190:	0e 94 34 04 	call	0x868	; 0x868 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 8);
     194:	c8 01       	movw	r24, r16
     196:	68 e0       	ldi	r22, 0x08	; 8
     198:	0e 94 1a 05 	call	0xa34	; 0xa34 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     19c:	0e 94 28 04 	call	0x850	; 0x850 <nRF24L01P_Deep_Sleep>
    Kernel_Task_Sleep(60000/KER_TICK_TIME);
     1a0:	8c e3       	ldi	r24, 0x3C	; 60
     1a2:	90 e0       	ldi	r25, 0x00	; 0
     1a4:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>
     1a8:	c3 cf       	rjmp	.-122    	; 0x130 <Task_Radio+0x2a>

000001aa <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1aa:	52 9a       	sbi	0x0a, 2	; 10

  //Disable VinSense
  PORTD &=~(1<<2);
     1ac:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1ae:	82 e0       	ldi	r24, 0x02	; 2
     1b0:	90 e0       	ldi	r25, 0x00	; 0
     1b2:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>

  while(1){

    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     1b6:	0e 94 22 06 	call	0xc44	; 0xc44 <Peripherals_Vin_Sense_Sample>
    
    //Delay 5000ms
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
     1ba:	8e e1       	ldi	r24, 0x1E	; 30
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	f9 cf       	rjmp	.-14     	; 0x1b2 <Task_Vin_Sense+0x8>

000001c0 <Task_RGB_LED>:
void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     1c0:	1f 93       	push	r17
  
  //Init RGB GPIOs
  RGB_Init();
     1c2:	0e 94 45 06 	call	0xc8a	; 0xc8a <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1c6:	82 e0       	ldi	r24, 0x02	; 2
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     1ce:	15 e8       	ldi	r17, 0x85	; 133


  while(1){

    //Red LED on
    RGB_Set_State(1,0,0);
     1d0:	81 e0       	ldi	r24, 0x01	; 1
     1d2:	60 e0       	ldi	r22, 0x00	; 0
     1d4:	40 e0       	ldi	r20, 0x00	; 0
     1d6:	0e 94 4c 06 	call	0xc98	; 0xc98 <RGB_Set_State>
     1da:	81 2f       	mov	r24, r17
     1dc:	8a 95       	dec	r24
     1de:	f1 f7       	brne	.-4      	; 0x1dc <Task_RGB_LED+0x1c>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     1e0:	80 e0       	ldi	r24, 0x00	; 0
     1e2:	60 e0       	ldi	r22, 0x00	; 0
     1e4:	40 e0       	ldi	r20, 0x00	; 0
     1e6:	0e 94 4c 06 	call	0xc98	; 0xc98 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     1ea:	85 e0       	ldi	r24, 0x05	; 5
     1ec:	90 e0       	ldi	r25, 0x00	; 0
     1ee:	0e 94 06 0c 	call	0x180c	; 0x180c <Kernel_Task_Sleep>
     1f2:	ee cf       	rjmp	.-36     	; 0x1d0 <Task_RGB_LED+0x10>

000001f4 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     1f4:	87 e8       	ldi	r24, 0x87	; 135
     1f6:	96 e0       	ldi	r25, 0x06	; 6
     1f8:	90 93 9b 06 	sts	0x069B, r25
     1fc:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x04;
     200:	84 e0       	ldi	r24, 0x04	; 4
     202:	80 93 87 06 	sts	0x0687, r24
  nRF24L01P->TempBuf[0]=0x00;
     206:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     20a:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     20e:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     212:	21 e0       	ldi	r18, 0x01	; 1
     214:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     218:	8a e0       	ldi	r24, 0x0A	; 10
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	90 93 8d 06 	sts	0x068D, r25
     220:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     224:	10 92 8f 06 	sts	0x068F, r1
     228:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     22c:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     230:	10 92 92 06 	sts	0x0692, r1
     234:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     238:	10 92 94 06 	sts	0x0694, r1
     23c:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     240:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     244:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     248:	10 92 98 06 	sts	0x0698, r1
     24c:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     250:	10 92 99 06 	sts	0x0699, r1
}
     254:	08 95       	ret

00000256 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     256:	2a 9a       	sbi	0x05, 2	; 5
}
     258:	08 95       	ret

0000025a <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     25a:	2a 98       	cbi	0x05, 2	; 5
}
     25c:	08 95       	ret

0000025e <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     25e:	29 9a       	sbi	0x05, 1	; 5
}
     260:	08 95       	ret

00000262 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     262:	29 98       	cbi	0x05, 1	; 5
}
     264:	08 95       	ret

00000266 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     266:	84 b1       	in	r24, 0x04	; 4
     268:	8c 62       	ori	r24, 0x2C	; 44
     26a:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     26c:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     26e:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     270:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     272:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     274:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     276:	08 95       	ret

00000278 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     278:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     27a:	85 b1       	in	r24, 0x05	; 5
     27c:	83 7c       	andi	r24, 0xC3	; 195
     27e:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     280:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     282:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     284:	08 95       	ret

00000286 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     286:	80 e5       	ldi	r24, 0x50	; 80
     288:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     28a:	81 e0       	ldi	r24, 0x01	; 1
     28c:	8d bd       	out	0x2d, r24	; 45
}
     28e:	08 95       	ret

00000290 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     290:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     292:	1d bc       	out	0x2d, r1	; 45
}
     294:	08 95       	ret

00000296 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     296:	0e 94 33 01 	call	0x266	; 0x266 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     29a:	80 e5       	ldi	r24, 0x50	; 80
     29c:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     2a2:	08 95       	ret

000002a4 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2a4:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2a6:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     2a8:	0e 94 3c 01 	call	0x278	; 0x278 <nRF24L01P_Disable_GPIO>
}
     2ac:	08 95       	ret

000002ae <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2ae:	e0 91 9a 06 	lds	r30, 0x069A
     2b2:	f0 91 9b 06 	lds	r31, 0x069B
     2b6:	11 8a       	std	Z+17, r1	; 0x11
     2b8:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2ba:	12 8a       	std	Z+18, r1	; 0x12
}
     2bc:	08 95       	ret

000002be <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     2be:	e0 91 9a 06 	lds	r30, 0x069A
     2c2:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     2c6:	82 89       	ldd	r24, Z+18	; 0x12
     2c8:	08 95       	ret

000002ca <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	e0 91 9a 06 	lds	r30, 0x069A
     2d0:	f0 91 9b 06 	lds	r31, 0x069B
     2d4:	82 89       	ldd	r24, Z+18	; 0x12
     2d6:	88 23       	and	r24, r24
     2d8:	09 f4       	brne	.+2      	; 0x2dc <nRF24L01P_No_Error+0x12>
     2da:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     2dc:	89 2f       	mov	r24, r25
     2de:	08 95       	ret

000002e0 <nRF24L01P_Error_Timeout>:
     2e0:	81 e0       	ldi	r24, 0x01	; 1
     2e2:	8a 95       	dec	r24
     2e4:	f1 f7       	brne	.-4      	; 0x2e2 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     2e6:	e0 91 9a 06 	lds	r30, 0x069A
     2ea:	f0 91 9b 06 	lds	r31, 0x069B
     2ee:	80 89       	ldd	r24, Z+16	; 0x10
     2f0:	91 89       	ldd	r25, Z+17	; 0x11
     2f2:	01 96       	adiw	r24, 0x01	; 1
     2f4:	91 8b       	std	Z+17, r25	; 0x11
     2f6:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     2f8:	89 5e       	subi	r24, 0xE9	; 233
     2fa:	93 40       	sbci	r25, 0x03	; 3
     2fc:	20 f0       	brcs	.+8      	; 0x306 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     2fe:	11 8a       	std	Z+17, r1	; 0x11
     300:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     302:	80 e1       	ldi	r24, 0x10	; 16
     304:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     306:	82 89       	ldd	r24, Z+18	; 0x12
     308:	08 95       	ret

0000030a <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     30a:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     30c:	e0 91 9a 06 	lds	r30, 0x069A
     310:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     314:	82 89       	ldd	r24, Z+18	; 0x12
     316:	88 23       	and	r24, r24
     318:	a9 f4       	brne	.+42     	; 0x344 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     31a:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     31c:	11 8a       	std	Z+17, r1	; 0x11
     31e:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     320:	12 8a       	std	Z+18, r1	; 0x12
     322:	04 c0       	rjmp	.+8      	; 0x32c <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     324:	0e 94 70 01 	call	0x2e0	; 0x2e0 <nRF24L01P_Error_Timeout>
     328:	88 23       	and	r24, r24
     32a:	19 f4       	brne	.+6      	; 0x332 <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     32c:	0d b4       	in	r0, 0x2d	; 45
     32e:	07 fe       	sbrs	r0, 7
     330:	f9 cf       	rjmp	.-14     	; 0x324 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     332:	e0 91 9a 06 	lds	r30, 0x069A
     336:	f0 91 9b 06 	lds	r31, 0x069B
     33a:	82 89       	ldd	r24, Z+18	; 0x12
     33c:	88 23       	and	r24, r24
     33e:	11 f4       	brne	.+4      	; 0x344 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     340:	8e b5       	in	r24, 0x2e	; 46
     342:	08 95       	ret
     344:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     346:	08 95       	ret

00000348 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     348:	36 2f       	mov	r19, r22
     34a:	20 e0       	ldi	r18, 0x00	; 0
     34c:	28 27       	eor	r18, r24
     34e:	39 27       	eor	r19, r25
     350:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     352:	61 e2       	ldi	r22, 0x21	; 33
     354:	70 e1       	ldi	r23, 0x10	; 16
     356:	c9 01       	movw	r24, r18
     358:	88 0f       	add	r24, r24
     35a:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     35c:	37 ff       	sbrs	r19, 7
     35e:	04 c0       	rjmp	.+8      	; 0x368 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     360:	9c 01       	movw	r18, r24
     362:	26 27       	eor	r18, r22
     364:	37 27       	eor	r19, r23
     366:	01 c0       	rjmp	.+2      	; 0x36a <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     368:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     36a:	4f 5f       	subi	r20, 0xFF	; 255
     36c:	48 30       	cpi	r20, 0x08	; 8
     36e:	99 f7       	brne	.-26     	; 0x356 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     370:	c9 01       	movw	r24, r18
     372:	08 95       	ret

00000374 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     374:	0f 93       	push	r16
     376:	1f 93       	push	r17
     378:	cf 93       	push	r28
     37a:	df 93       	push	r29
     37c:	06 2f       	mov	r16, r22
     37e:	ec 01       	movw	r28, r24
     380:	20 e0       	ldi	r18, 0x00	; 0
     382:	30 e0       	ldi	r19, 0x00	; 0
     384:	10 e0       	ldi	r17, 0x00	; 0
     386:	06 c0       	rjmp	.+12     	; 0x394 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     388:	c9 01       	movw	r24, r18
     38a:	69 91       	ld	r22, Y+
     38c:	0e 94 a4 01 	call	0x348	; 0x348 <nRF24L01P_Calcuate_CRC>
     390:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     392:	1f 5f       	subi	r17, 0xFF	; 255
     394:	10 17       	cp	r17, r16
     396:	c0 f3       	brcs	.-16     	; 0x388 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     398:	c9 01       	movw	r24, r18
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	1f 91       	pop	r17
     3a0:	0f 91       	pop	r16
     3a2:	08 95       	ret

000003a4 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3a4:	ff 92       	push	r15
     3a6:	0f 93       	push	r16
     3a8:	1f 93       	push	r17
     3aa:	cf 93       	push	r28
     3ac:	df 93       	push	r29
     3ae:	98 2f       	mov	r25, r24
     3b0:	14 2f       	mov	r17, r20
     3b2:	05 2f       	mov	r16, r21
     3b4:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3b6:	e0 91 9a 06 	lds	r30, 0x069A
     3ba:	f0 91 9b 06 	lds	r31, 0x069B
     3be:	82 89       	ldd	r24, Z+18	; 0x12
     3c0:	88 23       	and	r24, r24
     3c2:	29 f5       	brne	.+74     	; 0x40e <KER_TR+0x26>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     3c4:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     3c6:	66 23       	and	r22, r22
     3c8:	89 f4       	brne	.+34     	; 0x3ec <KER_TR+0x4>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     3ca:	89 2f       	mov	r24, r25
     3cc:	80 62       	ori	r24, 0x20	; 32
     3ce:	0e 94 85 01 	call	0x30a	; 0x30a <nRF24L01P_SPI_Transfer>
     3d2:	81 2f       	mov	r24, r17
     3d4:	90 2f       	mov	r25, r16
     3d6:	9c 01       	movw	r18, r24
     3d8:	e9 01       	movw	r28, r18
     3da:	10 e0       	ldi	r17, 0x00	; 0
     3dc:	04 c0       	rjmp	.+8      	; 0x3e6 <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     3de:	89 91       	ld	r24, Y+
     3e0:	0e 94 85 01 	call	0x30a	; 0x30a <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     3e4:	1f 5f       	subi	r17, 0xFF	; 255
     3e6:	1f 15       	cp	r17, r15
     3e8:	d0 f3       	brcs	.-12     	; 0x3de <nRF24L01P_ReadWrite_Register+0x3a>
     3ea:	10 c0       	rjmp	.+32     	; 0x40c <KER_TR+0x24>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     3ec:	89 2f       	mov	r24, r25
     3ee:	0e 94 85 01 	call	0x30a	; 0x30a <nRF24L01P_SPI_Transfer>
     3f2:	81 2f       	mov	r24, r17
     3f4:	90 2f       	mov	r25, r16
     3f6:	9c 01       	movw	r18, r24
     3f8:	e9 01       	movw	r28, r18
     3fa:	10 e0       	ldi	r17, 0x00	; 0
     3fc:	05 c0       	rjmp	.+10     	; 0x408 <KER_TR+0x20>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     3fe:	8f ef       	ldi	r24, 0xFF	; 255
     400:	0e 94 85 01 	call	0x30a	; 0x30a <nRF24L01P_SPI_Transfer>
     404:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     406:	1f 5f       	subi	r17, 0xFF	; 255
     408:	1f 15       	cp	r17, r15
     40a:	c8 f3       	brcs	.-14     	; 0x3fe <KER_TR+0x16>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     40c:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     40e:	df 91       	pop	r29
     410:	cf 91       	pop	r28
     412:	1f 91       	pop	r17
     414:	0f 91       	pop	r16
     416:	ff 90       	pop	r15
     418:	08 95       	ret

0000041a <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     41a:	e0 91 9a 06 	lds	r30, 0x069A
     41e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     422:	82 89       	ldd	r24, Z+18	; 0x12
     424:	88 23       	and	r24, r24
     426:	39 f4       	brne	.+14     	; 0x436 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     428:	31 96       	adiw	r30, 0x01	; 1
     42a:	81 ee       	ldi	r24, 0xE1	; 225
     42c:	60 e0       	ldi	r22, 0x00	; 0
     42e:	af 01       	movw	r20, r30
     430:	20 e0       	ldi	r18, 0x00	; 0
     432:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     436:	08 95       	ret

00000438 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     438:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     43a:	e0 91 9a 06 	lds	r30, 0x069A
     43e:	f0 91 9b 06 	lds	r31, 0x069B
     442:	82 89       	ldd	r24, Z+18	; 0x12
     444:	88 23       	and	r24, r24
     446:	29 f4       	brne	.+10     	; 0x452 <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     448:	80 ea       	ldi	r24, 0xA0	; 160
     44a:	60 e0       	ldi	r22, 0x00	; 0
     44c:	20 e2       	ldi	r18, 0x20	; 32
     44e:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     452:	08 95       	ret

00000454 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     454:	e0 91 9a 06 	lds	r30, 0x069A
     458:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     45c:	82 89       	ldd	r24, Z+18	; 0x12
     45e:	88 23       	and	r24, r24
     460:	11 f0       	breq	.+4      	; 0x466 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     462:	80 e0       	ldi	r24, 0x00	; 0
     464:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     466:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     468:	31 96       	adiw	r30, 0x01	; 1
     46a:	87 e1       	ldi	r24, 0x17	; 23
     46c:	61 e0       	ldi	r22, 0x01	; 1
     46e:	af 01       	movw	r20, r30
     470:	21 e0       	ldi	r18, 0x01	; 1
     472:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     476:	e0 91 9a 06 	lds	r30, 0x069A
     47a:	f0 91 9b 06 	lds	r31, 0x069B
     47e:	81 81       	ldd	r24, Z+1	; 0x01
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	64 e0       	ldi	r22, 0x04	; 4
     484:	96 95       	lsr	r25
     486:	87 95       	ror	r24
     488:	6a 95       	dec	r22
     48a:	e1 f7       	brne	.-8      	; 0x484 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     48c:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     48e:	08 95       	ret

00000490 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     490:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     492:	e0 91 9a 06 	lds	r30, 0x069A
     496:	f0 91 9b 06 	lds	r31, 0x069B
     49a:	82 89       	ldd	r24, Z+18	; 0x12
     49c:	88 23       	and	r24, r24
     49e:	29 f0       	breq	.+10     	; 0x4aa <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     4a0:	09 c0       	rjmp	.+18     	; 0x4b4 <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     4a2:	81 2f       	mov	r24, r17
     4a4:	8a 95       	dec	r24
     4a6:	f1 f7       	brne	.-4      	; 0x4a4 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     4a8:	01 c0       	rjmp	.+2      	; 0x4ac <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     4aa:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     4ac:	0e 94 2a 02 	call	0x454	; 0x454 <nRF24L01P_Transmit_Buffer_Empty>
     4b0:	88 23       	and	r24, r24
     4b2:	b9 f3       	breq	.-18     	; 0x4a2 <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     4b4:	1f 91       	pop	r17
     4b6:	08 95       	ret

000004b8 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4b8:	e0 91 9a 06 	lds	r30, 0x069A
     4bc:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4c0:	82 89       	ldd	r24, Z+18	; 0x12
     4c2:	88 23       	and	r24, r24
     4c4:	39 f4       	brne	.+14     	; 0x4d4 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     4c6:	31 96       	adiw	r30, 0x01	; 1
     4c8:	82 ee       	ldi	r24, 0xE2	; 226
     4ca:	60 e0       	ldi	r22, 0x00	; 0
     4cc:	af 01       	movw	r20, r30
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     4d4:	08 95       	ret

000004d6 <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     4d6:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4d8:	e0 91 9a 06 	lds	r30, 0x069A
     4dc:	f0 91 9b 06 	lds	r31, 0x069B
     4e0:	82 89       	ldd	r24, Z+18	; 0x12
     4e2:	88 23       	and	r24, r24
     4e4:	29 f4       	brne	.+10     	; 0x4f0 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     4e6:	81 e6       	ldi	r24, 0x61	; 97
     4e8:	61 e0       	ldi	r22, 0x01	; 1
     4ea:	20 e2       	ldi	r18, 0x20	; 32
     4ec:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     4f0:	08 95       	ret

000004f2 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4f2:	e0 91 9a 06 	lds	r30, 0x069A
     4f6:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4fa:	82 89       	ldd	r24, Z+18	; 0x12
     4fc:	88 23       	and	r24, r24
     4fe:	11 f0       	breq	.+4      	; 0x504 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     500:	80 e0       	ldi	r24, 0x00	; 0
     502:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     504:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     506:	31 96       	adiw	r30, 0x01	; 1
     508:	87 e1       	ldi	r24, 0x17	; 23
     50a:	61 e0       	ldi	r22, 0x01	; 1
     50c:	af 01       	movw	r20, r30
     50e:	21 e0       	ldi	r18, 0x01	; 1
     510:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     514:	e0 91 9a 06 	lds	r30, 0x069A
     518:	f0 91 9b 06 	lds	r31, 0x069B
     51c:	81 81       	ldd	r24, Z+1	; 0x01
     51e:	80 95       	com	r24
     520:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     522:	08 95       	ret

00000524 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     524:	e0 91 9a 06 	lds	r30, 0x069A
     528:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     52c:	82 89       	ldd	r24, Z+18	; 0x12
     52e:	88 23       	and	r24, r24
     530:	11 f0       	breq	.+4      	; 0x536 <nRF24L01P_Get_Mode+0x12>
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     536:	31 96       	adiw	r30, 0x01	; 1
     538:	80 e0       	ldi	r24, 0x00	; 0
     53a:	61 e0       	ldi	r22, 0x01	; 1
     53c:	af 01       	movw	r20, r30
     53e:	21 e0       	ldi	r18, 0x01	; 1
     540:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     544:	e0 91 9a 06 	lds	r30, 0x069A
     548:	f0 91 9b 06 	lds	r31, 0x069B
     54c:	81 81       	ldd	r24, Z+1	; 0x01
     54e:	81 ff       	sbrs	r24, 1
     550:	07 c0       	rjmp	.+14     	; 0x560 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     552:	80 ff       	sbrs	r24, 0
     554:	02 c0       	rjmp	.+4      	; 0x55a <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	01 c0       	rjmp	.+2      	; 0x55c <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     55a:	82 e0       	ldi	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
     55e:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     560:	10 82       	st	Z, r1
     562:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     564:	08 95       	ret

00000566 <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     566:	e0 91 9a 06 	lds	r30, 0x069A
     56a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     56e:	82 89       	ldd	r24, Z+18	; 0x12
     570:	88 23       	and	r24, r24
     572:	61 f4       	brne	.+24     	; 0x58c <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     574:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     576:	31 96       	adiw	r30, 0x01	; 1
     578:	60 e0       	ldi	r22, 0x00	; 0
     57a:	af 01       	movw	r20, r30
     57c:	21 e0       	ldi	r18, 0x01	; 1
     57e:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     582:	e0 91 9a 06 	lds	r30, 0x069A
     586:	f0 91 9b 06 	lds	r31, 0x069B
     58a:	10 82       	st	Z, r1
     58c:	08 95       	ret

0000058e <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     58e:	e0 91 9a 06 	lds	r30, 0x069A
     592:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     596:	82 89       	ldd	r24, Z+18	; 0x12
     598:	88 23       	and	r24, r24
     59a:	91 f4       	brne	.+36     	; 0x5c0 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     59c:	82 e7       	ldi	r24, 0x72	; 114
     59e:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     5a0:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5a2:	31 96       	adiw	r30, 0x01	; 1
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	60 e0       	ldi	r22, 0x00	; 0
     5a8:	af 01       	movw	r20, r30
     5aa:	21 e0       	ldi	r18, 0x01	; 1
     5ac:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     5b0:	0e 94 0d 02 	call	0x41a	; 0x41a <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     5b4:	e0 91 9a 06 	lds	r30, 0x069A
     5b8:	f0 91 9b 06 	lds	r31, 0x069B
     5bc:	82 e0       	ldi	r24, 0x02	; 2
     5be:	80 83       	st	Z, r24
     5c0:	08 95       	ret

000005c2 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5c2:	e0 91 9a 06 	lds	r30, 0x069A
     5c6:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ca:	82 89       	ldd	r24, Z+18	; 0x12
     5cc:	88 23       	and	r24, r24
     5ce:	81 f4       	brne	.+32     	; 0x5f0 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     5d0:	83 e7       	ldi	r24, 0x73	; 115
     5d2:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     5d4:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5d6:	31 96       	adiw	r30, 0x01	; 1
     5d8:	80 e0       	ldi	r24, 0x00	; 0
     5da:	60 e0       	ldi	r22, 0x00	; 0
     5dc:	af 01       	movw	r20, r30
     5de:	21 e0       	ldi	r18, 0x01	; 1
     5e0:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     5e4:	e0 91 9a 06 	lds	r30, 0x069A
     5e8:	f0 91 9b 06 	lds	r31, 0x069B
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	80 83       	st	Z, r24
     5f0:	08 95       	ret

000005f2 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     5f2:	ff 92       	push	r15
     5f4:	0f 93       	push	r16
     5f6:	1f 93       	push	r17
     5f8:	f8 2e       	mov	r15, r24
     5fa:	16 2f       	mov	r17, r22
     5fc:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5fe:	e0 91 9a 06 	lds	r30, 0x069A
     602:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     606:	82 89       	ldd	r24, Z+18	; 0x12
     608:	88 23       	and	r24, r24
     60a:	69 f5       	brne	.+90     	; 0x666 <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     60c:	31 96       	adiw	r30, 0x01	; 1
     60e:	8f 2d       	mov	r24, r15
     610:	61 e0       	ldi	r22, 0x01	; 1
     612:	af 01       	movw	r20, r30
     614:	21 e0       	ldi	r18, 0x01	; 1
     616:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     61a:	e0 91 9a 06 	lds	r30, 0x069A
     61e:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     622:	00 23       	and	r16, r16
     624:	51 f0       	breq	.+20     	; 0x63a <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	02 c0       	rjmp	.+4      	; 0x630 <nRF24L01P_ReadModifyWrite+0x3e>
     62c:	88 0f       	add	r24, r24
     62e:	99 1f       	adc	r25, r25
     630:	1a 95       	dec	r17
     632:	e2 f7       	brpl	.-8      	; 0x62c <nRF24L01P_ReadModifyWrite+0x3a>
     634:	21 81       	ldd	r18, Z+1	; 0x01
     636:	28 2b       	or	r18, r24
     638:	0a c0       	rjmp	.+20     	; 0x64e <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	02 c0       	rjmp	.+4      	; 0x644 <nRF24L01P_ReadModifyWrite+0x52>
     640:	88 0f       	add	r24, r24
     642:	99 1f       	adc	r25, r25
     644:	1a 95       	dec	r17
     646:	e2 f7       	brpl	.-8      	; 0x640 <nRF24L01P_ReadModifyWrite+0x4e>
     648:	80 95       	com	r24
     64a:	21 81       	ldd	r18, Z+1	; 0x01
     64c:	28 23       	and	r18, r24
     64e:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     650:	40 91 9a 06 	lds	r20, 0x069A
     654:	50 91 9b 06 	lds	r21, 0x069B
     658:	4f 5f       	subi	r20, 0xFF	; 255
     65a:	5f 4f       	sbci	r21, 0xFF	; 255
     65c:	8f 2d       	mov	r24, r15
     65e:	60 e0       	ldi	r22, 0x00	; 0
     660:	21 e0       	ldi	r18, 0x01	; 1
     662:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  }
}
     666:	1f 91       	pop	r17
     668:	0f 91       	pop	r16
     66a:	ff 90       	pop	r15
     66c:	08 95       	ret

0000066e <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     66e:	e0 91 9a 06 	lds	r30, 0x069A
     672:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     676:	82 89       	ldd	r24, Z+18	; 0x12
     678:	88 23       	and	r24, r24
     67a:	11 f0       	breq	.+4      	; 0x680 <nRF24L01P_Get_Channel+0x12>
     67c:	80 e0       	ldi	r24, 0x00	; 0
     67e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     680:	31 96       	adiw	r30, 0x01	; 1
     682:	85 e0       	ldi	r24, 0x05	; 5
     684:	61 e0       	ldi	r22, 0x01	; 1
     686:	af 01       	movw	r20, r30
     688:	21 e0       	ldi	r18, 0x01	; 1
     68a:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     68e:	e0 91 9a 06 	lds	r30, 0x069A
     692:	f0 91 9b 06 	lds	r31, 0x069B
     696:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     698:	08 95       	ret

0000069a <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     69a:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     69c:	e0 91 9a 06 	lds	r30, 0x069A
     6a0:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6a4:	82 89       	ldd	r24, Z+18	; 0x12
     6a6:	88 23       	and	r24, r24
     6a8:	61 f4       	brne	.+24     	; 0x6c2 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     6aa:	89 2f       	mov	r24, r25
     6ac:	9e 37       	cpi	r25, 0x7E	; 126
     6ae:	08 f0       	brcs	.+2      	; 0x6b2 <nRF24L01P_Set_Channel+0x18>
     6b0:	8d e7       	ldi	r24, 0x7D	; 125
     6b2:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     6b4:	31 96       	adiw	r30, 0x01	; 1
     6b6:	85 e0       	ldi	r24, 0x05	; 5
     6b8:	60 e0       	ldi	r22, 0x00	; 0
     6ba:	af 01       	movw	r20, r30
     6bc:	21 e0       	ldi	r18, 0x01	; 1
     6be:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
     6c2:	08 95       	ret

000006c4 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6c4:	e0 91 9a 06 	lds	r30, 0x069A
     6c8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6cc:	82 89       	ldd	r24, Z+18	; 0x12
     6ce:	88 23       	and	r24, r24
     6d0:	11 f0       	breq	.+4      	; 0x6d6 <nRF24L01P_Get_Speed+0x12>
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     6d6:	31 96       	adiw	r30, 0x01	; 1
     6d8:	86 e0       	ldi	r24, 0x06	; 6
     6da:	61 e0       	ldi	r22, 0x01	; 1
     6dc:	af 01       	movw	r20, r30
     6de:	21 e0       	ldi	r18, 0x01	; 1
     6e0:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6e4:	e0 91 9a 06 	lds	r30, 0x069A
     6e8:	f0 91 9b 06 	lds	r31, 0x069B
     6ec:	91 81       	ldd	r25, Z+1	; 0x01
     6ee:	96 95       	lsr	r25
     6f0:	96 95       	lsr	r25
     6f2:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     6f4:	89 2f       	mov	r24, r25
     6f6:	86 95       	lsr	r24
     6f8:	82 70       	andi	r24, 0x02	; 2
     6fa:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6fc:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     6fe:	89 2b       	or	r24, r25
     700:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     702:	82 30       	cpi	r24, 0x02	; 2
     704:	11 f4       	brne	.+4      	; 0x70a <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     706:	11 82       	std	Z+1, r1	; 0x01
     708:	06 c0       	rjmp	.+12     	; 0x716 <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     70a:	81 30       	cpi	r24, 0x01	; 1
     70c:	19 f0       	breq	.+6      	; 0x714 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     70e:	88 23       	and	r24, r24
     710:	11 f4       	brne	.+4      	; 0x716 <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     712:	82 e0       	ldi	r24, 0x02	; 2
     714:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     716:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     718:	08 95       	ret

0000071a <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     71a:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     71c:	e0 91 9a 06 	lds	r30, 0x069A
     720:	f0 91 9b 06 	lds	r31, 0x069B
     724:	82 89       	ldd	r24, Z+18	; 0x12
     726:	88 23       	and	r24, r24
     728:	41 f5       	brne	.+80     	; 0x77a <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     72a:	99 23       	and	r25, r25
     72c:	21 f4       	brne	.+8      	; 0x736 <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     72e:	86 e0       	ldi	r24, 0x06	; 6
     730:	65 e0       	ldi	r22, 0x05	; 5
     732:	41 e0       	ldi	r20, 0x01	; 1
     734:	05 c0       	rjmp	.+10     	; 0x740 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     736:	91 30       	cpi	r25, 0x01	; 1
     738:	49 f4       	brne	.+18     	; 0x74c <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     73a:	86 e0       	ldi	r24, 0x06	; 6
     73c:	65 e0       	ldi	r22, 0x05	; 5
     73e:	40 e0       	ldi	r20, 0x00	; 0
     740:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     744:	86 e0       	ldi	r24, 0x06	; 6
     746:	63 e0       	ldi	r22, 0x03	; 3
     748:	40 e0       	ldi	r20, 0x00	; 0
     74a:	0a c0       	rjmp	.+20     	; 0x760 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     74c:	92 30       	cpi	r25, 0x02	; 2
     74e:	59 f4       	brne	.+22     	; 0x766 <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     750:	86 e0       	ldi	r24, 0x06	; 6
     752:	65 e0       	ldi	r22, 0x05	; 5
     754:	40 e0       	ldi	r20, 0x00	; 0
     756:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     75a:	86 e0       	ldi	r24, 0x06	; 6
     75c:	63 e0       	ldi	r22, 0x03	; 3
     75e:	41 e0       	ldi	r20, 0x01	; 1
     760:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
     764:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     766:	86 e0       	ldi	r24, 0x06	; 6
     768:	65 e0       	ldi	r22, 0x05	; 5
     76a:	40 e0       	ldi	r20, 0x00	; 0
     76c:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     770:	86 e0       	ldi	r24, 0x06	; 6
     772:	63 e0       	ldi	r22, 0x03	; 3
     774:	41 e0       	ldi	r20, 0x01	; 1
     776:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
     77a:	08 95       	ret

0000077c <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     77c:	e0 91 9a 06 	lds	r30, 0x069A
     780:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     784:	82 89       	ldd	r24, Z+18	; 0x12
     786:	88 23       	and	r24, r24
     788:	11 f0       	breq	.+4      	; 0x78e <nRF24L01P_Get_Tx_Power+0x12>
     78a:	80 e0       	ldi	r24, 0x00	; 0
     78c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     78e:	31 96       	adiw	r30, 0x01	; 1
     790:	86 e0       	ldi	r24, 0x06	; 6
     792:	61 e0       	ldi	r22, 0x01	; 1
     794:	af 01       	movw	r20, r30
     796:	21 e0       	ldi	r18, 0x01	; 1
     798:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     79c:	e0 91 9a 06 	lds	r30, 0x069A
     7a0:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     7a4:	81 81       	ldd	r24, Z+1	; 0x01
     7a6:	86 95       	lsr	r24
     7a8:	83 70       	andi	r24, 0x03	; 3
     7aa:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     7ac:	08 95       	ret

000007ae <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     7ae:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7b0:	e0 91 9a 06 	lds	r30, 0x069A
     7b4:	f0 91 9b 06 	lds	r31, 0x069B
     7b8:	82 89       	ldd	r24, Z+18	; 0x12
     7ba:	88 23       	and	r24, r24
     7bc:	71 f5       	brne	.+92     	; 0x81a <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     7be:	99 23       	and	r25, r25
     7c0:	21 f4       	brne	.+8      	; 0x7ca <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7c2:	86 e0       	ldi	r24, 0x06	; 6
     7c4:	62 e0       	ldi	r22, 0x02	; 2
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	0b c0       	rjmp	.+22     	; 0x7e0 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     7ca:	91 30       	cpi	r25, 0x01	; 1
     7cc:	21 f4       	brne	.+8      	; 0x7d6 <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7ce:	86 e0       	ldi	r24, 0x06	; 6
     7d0:	62 e0       	ldi	r22, 0x02	; 2
     7d2:	40 e0       	ldi	r20, 0x00	; 0
     7d4:	10 c0       	rjmp	.+32     	; 0x7f6 <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     7d6:	92 30       	cpi	r25, 0x02	; 2
     7d8:	49 f4       	brne	.+18     	; 0x7ec <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7da:	86 e0       	ldi	r24, 0x06	; 6
     7dc:	62 e0       	ldi	r22, 0x02	; 2
     7de:	41 e0       	ldi	r20, 0x01	; 1
     7e0:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     7e4:	86 e0       	ldi	r24, 0x06	; 6
     7e6:	61 e0       	ldi	r22, 0x01	; 1
     7e8:	40 e0       	ldi	r20, 0x00	; 0
     7ea:	0a c0       	rjmp	.+20     	; 0x800 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     7ec:	93 30       	cpi	r25, 0x03	; 3
     7ee:	59 f4       	brne	.+22     	; 0x806 <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7f0:	86 e0       	ldi	r24, 0x06	; 6
     7f2:	62 e0       	ldi	r22, 0x02	; 2
     7f4:	41 e0       	ldi	r20, 0x01	; 1
     7f6:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7fa:	86 e0       	ldi	r24, 0x06	; 6
     7fc:	61 e0       	ldi	r22, 0x01	; 1
     7fe:	41 e0       	ldi	r20, 0x01	; 1
     800:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
     804:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     806:	86 e0       	ldi	r24, 0x06	; 6
     808:	62 e0       	ldi	r22, 0x02	; 2
     80a:	41 e0       	ldi	r20, 0x01	; 1
     80c:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     810:	86 e0       	ldi	r24, 0x06	; 6
     812:	61 e0       	ldi	r22, 0x01	; 1
     814:	41 e0       	ldi	r20, 0x01	; 1
     816:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <nRF24L01P_ReadModifyWrite>
     81a:	08 95       	ret

0000081c <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     81c:	e0 91 9a 06 	lds	r30, 0x069A
     820:	f0 91 9b 06 	lds	r31, 0x069B
     824:	83 83       	std	Z+3, r24	; 0x03
}
     826:	08 95       	ret

00000828 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     828:	e0 91 9a 06 	lds	r30, 0x069A
     82c:	f0 91 9b 06 	lds	r31, 0x069B
     830:	84 83       	std	Z+4, r24	; 0x04
}
     832:	08 95       	ret

00000834 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     834:	e0 91 9a 06 	lds	r30, 0x069A
     838:	f0 91 9b 06 	lds	r31, 0x069B
     83c:	96 83       	std	Z+6, r25	; 0x06
     83e:	85 83       	std	Z+5, r24	; 0x05
}
     840:	08 95       	ret

00000842 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     842:	e0 91 9a 06 	lds	r30, 0x069A
     846:	f0 91 9b 06 	lds	r31, 0x069B
     84a:	93 87       	std	Z+11, r25	; 0x0b
     84c:	82 87       	std	Z+10, r24	; 0x0a
}
     84e:	08 95       	ret

00000850 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     850:	e0 91 9a 06 	lds	r30, 0x069A
     854:	f0 91 9b 06 	lds	r31, 0x069B
     858:	80 81       	ld	r24, Z
     85a:	88 23       	and	r24, r24
     85c:	21 f0       	breq	.+8      	; 0x866 <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     85e:	0e 94 b3 02 	call	0x566	; 0x566 <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     862:	0e 94 52 01 	call	0x2a4	; 0x2a4 <nRF24L01P_Disable>
     866:	08 95       	ret

00000868 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     868:	e0 91 9a 06 	lds	r30, 0x069A
     86c:	f0 91 9b 06 	lds	r31, 0x069B
     870:	80 81       	ld	r24, Z
     872:	88 23       	and	r24, r24
     874:	21 f4       	brne	.+8      	; 0x87e <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     876:	0e 94 4b 01 	call	0x296	; 0x296 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     87a:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <nRF24L01P_Set_Mode_Rx>
     87e:	08 95       	ret

00000880 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     880:	0f 93       	push	r16
     882:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     884:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     888:	0e 94 4b 01 	call	0x296	; 0x296 <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     88c:	e0 91 9a 06 	lds	r30, 0x069A
     890:	f0 91 9b 06 	lds	r31, 0x069B
     894:	11 82       	std	Z+1, r1	; 0x01
     896:	31 96       	adiw	r30, 0x01	; 1
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	60 e0       	ldi	r22, 0x00	; 0
     89c:	af 01       	movw	r20, r30
     89e:	21 e0       	ldi	r18, 0x01	; 1
     8a0:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     8a4:	e0 91 9a 06 	lds	r30, 0x069A
     8a8:	f0 91 9b 06 	lds	r31, 0x069B
     8ac:	11 82       	std	Z+1, r1	; 0x01
     8ae:	31 96       	adiw	r30, 0x01	; 1
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	60 e0       	ldi	r22, 0x00	; 0
     8b4:	af 01       	movw	r20, r30
     8b6:	21 e0       	ldi	r18, 0x01	; 1
     8b8:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     8bc:	e0 91 9a 06 	lds	r30, 0x069A
     8c0:	f0 91 9b 06 	lds	r31, 0x069B
     8c4:	83 e0       	ldi	r24, 0x03	; 3
     8c6:	81 83       	std	Z+1, r24	; 0x01
     8c8:	31 96       	adiw	r30, 0x01	; 1
     8ca:	82 e0       	ldi	r24, 0x02	; 2
     8cc:	60 e0       	ldi	r22, 0x00	; 0
     8ce:	af 01       	movw	r20, r30
     8d0:	21 e0       	ldi	r18, 0x01	; 1
     8d2:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     8d6:	e0 91 9a 06 	lds	r30, 0x069A
     8da:	f0 91 9b 06 	lds	r31, 0x069B
     8de:	81 e0       	ldi	r24, 0x01	; 1
     8e0:	81 83       	std	Z+1, r24	; 0x01
     8e2:	31 96       	adiw	r30, 0x01	; 1
     8e4:	83 e0       	ldi	r24, 0x03	; 3
     8e6:	60 e0       	ldi	r22, 0x00	; 0
     8e8:	af 01       	movw	r20, r30
     8ea:	21 e0       	ldi	r18, 0x01	; 1
     8ec:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     8f0:	e0 91 9a 06 	lds	r30, 0x069A
     8f4:	f0 91 9b 06 	lds	r31, 0x069B
     8f8:	11 82       	std	Z+1, r1	; 0x01
     8fa:	31 96       	adiw	r30, 0x01	; 1
     8fc:	84 e0       	ldi	r24, 0x04	; 4
     8fe:	60 e0       	ldi	r22, 0x00	; 0
     900:	af 01       	movw	r20, r30
     902:	21 e0       	ldi	r18, 0x01	; 1
     904:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     908:	e0 91 9a 06 	lds	r30, 0x069A
     90c:	f0 91 9b 06 	lds	r31, 0x069B
     910:	82 e0       	ldi	r24, 0x02	; 2
     912:	81 83       	std	Z+1, r24	; 0x01
     914:	31 96       	adiw	r30, 0x01	; 1
     916:	85 e0       	ldi	r24, 0x05	; 5
     918:	60 e0       	ldi	r22, 0x00	; 0
     91a:	af 01       	movw	r20, r30
     91c:	21 e0       	ldi	r18, 0x01	; 1
     91e:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     922:	e0 91 9a 06 	lds	r30, 0x069A
     926:	f0 91 9b 06 	lds	r31, 0x069B
     92a:	86 e2       	ldi	r24, 0x26	; 38
     92c:	81 83       	std	Z+1, r24	; 0x01
     92e:	31 96       	adiw	r30, 0x01	; 1
     930:	86 e0       	ldi	r24, 0x06	; 6
     932:	60 e0       	ldi	r22, 0x00	; 0
     934:	af 01       	movw	r20, r30
     936:	21 e0       	ldi	r18, 0x01	; 1
     938:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     93c:	e0 91 9a 06 	lds	r30, 0x069A
     940:	f0 91 9b 06 	lds	r31, 0x069B
     944:	80 e7       	ldi	r24, 0x70	; 112
     946:	81 83       	std	Z+1, r24	; 0x01
     948:	31 96       	adiw	r30, 0x01	; 1
     94a:	87 e0       	ldi	r24, 0x07	; 7
     94c:	60 e0       	ldi	r22, 0x00	; 0
     94e:	af 01       	movw	r20, r30
     950:	21 e0       	ldi	r18, 0x01	; 1
     952:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     956:	e0 91 9a 06 	lds	r30, 0x069A
     95a:	f0 91 9b 06 	lds	r31, 0x069B
     95e:	10 e2       	ldi	r17, 0x20	; 32
     960:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     962:	31 96       	adiw	r30, 0x01	; 1
     964:	81 e1       	ldi	r24, 0x11	; 17
     966:	60 e0       	ldi	r22, 0x00	; 0
     968:	af 01       	movw	r20, r30
     96a:	21 e0       	ldi	r18, 0x01	; 1
     96c:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     970:	e0 91 9a 06 	lds	r30, 0x069A
     974:	f0 91 9b 06 	lds	r31, 0x069B
     978:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     97a:	31 96       	adiw	r30, 0x01	; 1
     97c:	82 e1       	ldi	r24, 0x12	; 18
     97e:	60 e0       	ldi	r22, 0x00	; 0
     980:	af 01       	movw	r20, r30
     982:	21 e0       	ldi	r18, 0x01	; 1
     984:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     988:	e0 91 9a 06 	lds	r30, 0x069A
     98c:	f0 91 9b 06 	lds	r31, 0x069B
     990:	11 82       	std	Z+1, r1	; 0x01
     992:	31 96       	adiw	r30, 0x01	; 1
     994:	8c e1       	ldi	r24, 0x1C	; 28
     996:	60 e0       	ldi	r22, 0x00	; 0
     998:	af 01       	movw	r20, r30
     99a:	21 e0       	ldi	r18, 0x01	; 1
     99c:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     9a0:	e0 91 9a 06 	lds	r30, 0x069A
     9a4:	f0 91 9b 06 	lds	r31, 0x069B
     9a8:	11 82       	std	Z+1, r1	; 0x01
     9aa:	31 96       	adiw	r30, 0x01	; 1
     9ac:	8d e1       	ldi	r24, 0x1D	; 29
     9ae:	60 e0       	ldi	r22, 0x00	; 0
     9b0:	af 01       	movw	r20, r30
     9b2:	21 e0       	ldi	r18, 0x01	; 1
     9b4:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     9b8:	00 e0       	ldi	r16, 0x00	; 0
     9ba:	11 e0       	ldi	r17, 0x01	; 1
     9bc:	80 e1       	ldi	r24, 0x10	; 16
     9be:	60 e0       	ldi	r22, 0x00	; 0
     9c0:	a8 01       	movw	r20, r16
     9c2:	25 e0       	ldi	r18, 0x05	; 5
     9c4:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     9c8:	8a e0       	ldi	r24, 0x0A	; 10
     9ca:	60 e0       	ldi	r22, 0x00	; 0
     9cc:	a8 01       	movw	r20, r16
     9ce:	25 e0       	ldi	r18, 0x05	; 5
     9d0:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     9d4:	8b e0       	ldi	r24, 0x0B	; 11
     9d6:	60 e0       	ldi	r22, 0x00	; 0
     9d8:	46 e0       	ldi	r20, 0x06	; 6
     9da:	51 e0       	ldi	r21, 0x01	; 1
     9dc:	25 e0       	ldi	r18, 0x05	; 5
     9de:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     9e2:	8c e0       	ldi	r24, 0x0C	; 12
     9e4:	60 e0       	ldi	r22, 0x00	; 0
     9e6:	4c e0       	ldi	r20, 0x0C	; 12
     9e8:	51 e0       	ldi	r21, 0x01	; 1
     9ea:	25 e0       	ldi	r18, 0x05	; 5
     9ec:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     9f0:	8d e0       	ldi	r24, 0x0D	; 13
     9f2:	60 e0       	ldi	r22, 0x00	; 0
     9f4:	42 e1       	ldi	r20, 0x12	; 18
     9f6:	51 e0       	ldi	r21, 0x01	; 1
     9f8:	25 e0       	ldi	r18, 0x05	; 5
     9fa:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     9fe:	8e e0       	ldi	r24, 0x0E	; 14
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	48 e1       	ldi	r20, 0x18	; 24
     a04:	51 e0       	ldi	r21, 0x01	; 1
     a06:	25 e0       	ldi	r18, 0x05	; 5
     a08:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a0c:	8f e0       	ldi	r24, 0x0F	; 15
     a0e:	60 e0       	ldi	r22, 0x00	; 0
     a10:	4e e1       	ldi	r20, 0x1E	; 30
     a12:	51 e0       	ldi	r21, 0x01	; 1
     a14:	25 e0       	ldi	r18, 0x05	; 5
     a16:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a1a:	e0 91 9a 06 	lds	r30, 0x069A
     a1e:	f0 91 9b 06 	lds	r31, 0x069B
     a22:	80 e2       	ldi	r24, 0x20	; 32
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	96 83       	std	Z+6, r25	; 0x06
     a28:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a2a:	0e 94 28 04 	call	0x850	; 0x850 <nRF24L01P_Deep_Sleep>
}
     a2e:	1f 91       	pop	r17
     a30:	0f 91       	pop	r16
     a32:	08 95       	ret

00000a34 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a34:	ff 92       	push	r15
     a36:	0f 93       	push	r16
     a38:	1f 93       	push	r17
     a3a:	8c 01       	movw	r16, r24
     a3c:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a3e:	e0 91 9a 06 	lds	r30, 0x069A
     a42:	f0 91 9b 06 	lds	r31, 0x069B
     a46:	11 8a       	std	Z+17, r1	; 0x11
     a48:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a4a:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a4c:	0e 94 c7 02 	call	0x58e	; 0x58e <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     a50:	e0 91 9a 06 	lds	r30, 0x069A
     a54:	f0 91 9b 06 	lds	r31, 0x069B
     a58:	83 81       	ldd	r24, Z+3	; 0x03
     a5a:	f8 01       	movw	r30, r16
     a5c:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     a5e:	e0 91 9a 06 	lds	r30, 0x069A
     a62:	f0 91 9b 06 	lds	r31, 0x069B
     a66:	84 81       	ldd	r24, Z+4	; 0x04
     a68:	f8 01       	movw	r30, r16
     a6a:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a6c:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a6e:	c8 01       	movw	r24, r16
     a70:	6e e1       	ldi	r22, 0x1E	; 30
     a72:	0e 94 ba 01 	call	0x374	; 0x374 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     a76:	f8 01       	movw	r30, r16
     a78:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a7a:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a7c:	c8 01       	movw	r24, r16
     a7e:	0e 94 1c 02 	call	0x438	; 0x438 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a82:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a84:	0e 94 48 02 	call	0x490	; 0x490 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a88:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a8a:	1f 91       	pop	r17
     a8c:	0f 91       	pop	r16
     a8e:	ff 90       	pop	r15
     a90:	08 95       	ret

00000a92 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a92:	df 92       	push	r13
     a94:	ef 92       	push	r14
     a96:	ff 92       	push	r15
     a98:	0f 93       	push	r16
     a9a:	1f 93       	push	r17
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29
     aa0:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     aa2:	e0 91 9a 06 	lds	r30, 0x069A
     aa6:	f0 91 9b 06 	lds	r31, 0x069B
     aaa:	11 8a       	std	Z+17, r1	; 0x11
     aac:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     aae:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     ab0:	10 86       	std	Z+8, r1	; 0x08
     ab2:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     ab4:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <nRF24L01P_Set_Mode_Rx>
     ab8:	75 e8       	ldi	r23, 0x85	; 133
     aba:	d7 2e       	mov	r13, r23
     abc:	23 c0       	rjmp	.+70     	; 0xb04 <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     abe:	0e 94 79 02 	call	0x4f2	; 0x4f2 <nRF24L01P_Receive_Buffer_Not_Empty>
     ac2:	88 23       	and	r24, r24
     ac4:	99 f0       	breq	.+38     	; 0xaec <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     ac6:	c7 01       	movw	r24, r14
     ac8:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     acc:	f7 01       	movw	r30, r14
     ace:	d6 8d       	ldd	r29, Z+30	; 0x1e
     ad0:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     ad2:	07 8d       	ldd	r16, Z+31	; 0x1f
     ad4:	10 e0       	ldi	r17, 0x00	; 0
     ad6:	0c 2b       	or	r16, r28
     ad8:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     ada:	c7 01       	movw	r24, r14
     adc:	6e e1       	ldi	r22, 0x1E	; 30
     ade:	0e 94 ba 01 	call	0x374	; 0x374 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     ae2:	08 17       	cp	r16, r24
     ae4:	19 07       	cpc	r17, r25
     ae6:	11 f4       	brne	.+4      	; 0xaec <nRF24L01P_Recieve_Basic+0x5a>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	18 c0       	rjmp	.+48     	; 0xb1c <nRF24L01P_Recieve_Basic+0x8a>
     aec:	8d 2d       	mov	r24, r13
     aee:	8a 95       	dec	r24
     af0:	f1 f7       	brne	.-4      	; 0xaee <nRF24L01P_Recieve_Basic+0x5c>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     af2:	e0 91 9a 06 	lds	r30, 0x069A
     af6:	f0 91 9b 06 	lds	r31, 0x069B
     afa:	87 81       	ldd	r24, Z+7	; 0x07
     afc:	90 85       	ldd	r25, Z+8	; 0x08
     afe:	01 96       	adiw	r24, 0x01	; 1
     b00:	90 87       	std	Z+8, r25	; 0x08
     b02:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b04:	e0 91 9a 06 	lds	r30, 0x069A
     b08:	f0 91 9b 06 	lds	r31, 0x069B
     b0c:	27 81       	ldd	r18, Z+7	; 0x07
     b0e:	30 85       	ldd	r19, Z+8	; 0x08
     b10:	85 81       	ldd	r24, Z+5	; 0x05
     b12:	96 81       	ldd	r25, Z+6	; 0x06
     b14:	28 17       	cp	r18, r24
     b16:	39 07       	cpc	r19, r25
     b18:	90 f2       	brcs	.-92     	; 0xabe <nRF24L01P_Recieve_Basic+0x2c>
     b1a:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	1f 91       	pop	r17
     b22:	0f 91       	pop	r16
     b24:	ff 90       	pop	r15
     b26:	ef 90       	pop	r14
     b28:	df 90       	pop	r13
     b2a:	08 95       	ret

00000b2c <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b2c:	cf 93       	push	r28
     b2e:	df 93       	push	r29
     b30:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b32:	e0 91 9a 06 	lds	r30, 0x069A
     b36:	f0 91 9b 06 	lds	r31, 0x069B
     b3a:	87 85       	ldd	r24, Z+15	; 0x0f
     b3c:	88 23       	and	r24, r24
     b3e:	19 f0       	breq	.+6      	; 0xb46 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	8a 8f       	std	Y+26, r24	; 0x1a
     b44:	01 c0       	rjmp	.+2      	; 0xb48 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b46:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b48:	ce 01       	movw	r24, r28
     b4a:	0e 94 1a 05 	call	0xa34	; 0xa34 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b4e:	ce 01       	movw	r24, r28
     b50:	0e 94 49 05 	call	0xa92	; 0xa92 <nRF24L01P_Recieve_Basic>
     b54:	81 11       	cpse	r24, r1
     b56:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b58:	df 91       	pop	r29
     b5a:	cf 91       	pop	r28
     b5c:	08 95       	ret

00000b5e <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b64:	0e 94 49 05 	call	0xa92	; 0xa92 <nRF24L01P_Recieve_Basic>
     b68:	88 23       	and	r24, r24
     b6a:	b9 f0       	breq	.+46     	; 0xb9a <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b6c:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b6e:	81 30       	cpi	r24, 0x01	; 1
     b70:	a1 f4       	brne	.+40     	; 0xb9a <nRF24L01P_Recieve_With_ACK+0x3c>
     b72:	e0 91 9a 06 	lds	r30, 0x069A
     b76:	f0 91 9b 06 	lds	r31, 0x069B
     b7a:	93 81       	ldd	r25, Z+3	; 0x03
     b7c:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b7e:	98 17       	cp	r25, r24
     b80:	61 f4       	brne	.+24     	; 0xb9a <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     b82:	84 ef       	ldi	r24, 0xF4	; 244
     b84:	91 e0       	ldi	r25, 0x01	; 1
     b86:	01 97       	sbiw	r24, 0x01	; 1
     b88:	f1 f7       	brne	.-4      	; 0xb86 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b8a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b8c:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b8e:	ce 01       	movw	r24, r28
     b90:	62 e0       	ldi	r22, 0x02	; 2
     b92:	0e 94 1a 05 	call	0xa34	; 0xa34 <nRF24L01P_Transmit_Basic>
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	01 c0       	rjmp	.+2      	; 0xb9c <nRF24L01P_Recieve_With_ACK+0x3e>
     b9a:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	08 95       	ret

00000ba2 <Peripherals_ADC_Init>:
  .V3V3Sense  = 0
};


void Peripherals_ADC_Init(void){
  if( !(ADCSRA & (1<<ADEN)) ){
     ba2:	80 91 7a 00 	lds	r24, 0x007A
     ba6:	87 fd       	sbrc	r24, 7
     ba8:	0f c0       	rjmp	.+30     	; 0xbc8 <Peripherals_ADC_Init+0x26>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     baa:	8f ec       	ldi	r24, 0xCF	; 207
     bac:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     bb0:	86 e0       	ldi	r24, 0x06	; 6
     bb2:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     bb6:	80 91 7a 00 	lds	r24, 0x007A
     bba:	80 6c       	ori	r24, 0xC0	; 192
     bbc:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bc0:	80 91 7a 00 	lds	r24, 0x007A
     bc4:	84 ff       	sbrs	r24, 4
     bc6:	fc cf       	rjmp	.-8      	; 0xbc0 <Peripherals_ADC_Init+0x1e>
     bc8:	08 95       	ret

00000bca <Peripherals_ADC_Sample>:
      //add timeout management
    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     bca:	df 92       	push	r13
     bcc:	ef 92       	push	r14
     bce:	ff 92       	push	r15
     bd0:	0f 93       	push	r16
     bd2:	1f 93       	push	r17
     bd4:	18 2f       	mov	r17, r24
     bd6:	d6 2e       	mov	r13, r22
  uint8_t  temp;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     bd8:	0e 94 d1 05 	call	0xba2	; 0xba2 <Peripherals_ADC_Init>
  temp  = ADMUX;
     bdc:	80 91 7c 00 	lds	r24, 0x007C
  temp &= 0xF0;
     be0:	80 7f       	andi	r24, 0xF0	; 240
  temp |= channel;
     be2:	81 2b       	or	r24, r17
  ADMUX = temp;
     be4:	80 93 7c 00 	sts	0x007C, r24
     be8:	84 ef       	ldi	r24, 0xF4	; 244
     bea:	91 e0       	ldi	r25, 0x01	; 1
     bec:	01 97       	sbiw	r24, 0x01	; 1
     bee:	f1 f7       	brne	.-4      	; 0xbec <Peripherals_ADC_Sample+0x22>
     bf0:	ee 24       	eor	r14, r14
     bf2:	ff 24       	eor	r15, r15
     bf4:	87 01       	movw	r16, r14
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	14 c0       	rjmp	.+40     	; 0xc22 <Peripherals_ADC_Sample+0x58>
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
    ADCSRA |= (1<<ADSC);
     bfa:	80 91 7a 00 	lds	r24, 0x007A
     bfe:	80 64       	ori	r24, 0x40	; 64
     c00:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     c04:	80 91 7a 00 	lds	r24, 0x007A
     c08:	84 ff       	sbrs	r24, 4
     c0a:	fc cf       	rjmp	.-8      	; 0xc04 <Peripherals_ADC_Sample+0x3a>
      //add timeout management
    }
    val += ADCW;
     c0c:	80 91 78 00 	lds	r24, 0x0078
     c10:	90 91 79 00 	lds	r25, 0x0079
     c14:	a0 e0       	ldi	r26, 0x00	; 0
     c16:	b0 e0       	ldi	r27, 0x00	; 0
     c18:	e8 0e       	add	r14, r24
     c1a:	f9 1e       	adc	r15, r25
     c1c:	0a 1f       	adc	r16, r26
     c1e:	1b 1f       	adc	r17, r27
  temp  = ADMUX;
  temp &= 0xF0;
  temp |= channel;
  ADMUX = temp;
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
     c20:	2f 5f       	subi	r18, 0xFF	; 255
     c22:	2d 15       	cp	r18, r13
     c24:	50 f3       	brcs	.-44     	; 0xbfa <Peripherals_ADC_Sample+0x30>
     c26:	2d 2d       	mov	r18, r13
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	40 e0       	ldi	r20, 0x00	; 0
     c2c:	50 e0       	ldi	r21, 0x00	; 0
     c2e:	c8 01       	movw	r24, r16
     c30:	b7 01       	movw	r22, r14
     c32:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__udivmodsi4>
     c36:	c9 01       	movw	r24, r18
    }
    val += ADCW;
  }
  val /= nsamples;
  return (uint16_t)val;
}
     c38:	1f 91       	pop	r17
     c3a:	0f 91       	pop	r16
     c3c:	ff 90       	pop	r15
     c3e:	ef 90       	pop	r14
     c40:	df 90       	pop	r13
     c42:	08 95       	ret

00000c44 <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     c44:	80 91 24 01 	lds	r24, 0x0124
     c48:	81 60       	ori	r24, 0x01	; 1
     c4a:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     c4e:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     c50:	86 e0       	ldi	r24, 0x06	; 6
     c52:	64 e0       	ldi	r22, 0x04	; 4
     c54:	0e 94 e5 05 	call	0xbca	; 0xbca <Peripherals_ADC_Sample>
     c58:	90 93 26 01 	sts	0x0126, r25
     c5c:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     c60:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.Status &=~(1<<0);
     c62:	80 91 24 01 	lds	r24, 0x0124
     c66:	8e 7f       	andi	r24, 0xFE	; 254
     c68:	80 93 24 01 	sts	0x0124, r24
}
     c6c:	08 95       	ret

00000c6e <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     c6e:	80 91 25 01 	lds	r24, 0x0125
     c72:	90 91 26 01 	lds	r25, 0x0126
     c76:	08 95       	ret

00000c78 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     c78:	80 e0       	ldi	r24, 0x00	; 0
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	08 95       	ret

00000c7e <Peripherals_Digital_Temp_Get>:

int16_t Peripherals_Digital_Temp_Get(void){
  return 0;
}
     c7e:	80 e0       	ldi	r24, 0x00	; 0
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	08 95       	ret

00000c84 <Peripherals_Digital_RH_Get>:

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     c84:	0e 94 4f 08 	call	0x109e	; 0x109e <Sensors_HDC1080_RH_Get>
     c88:	08 95       	ret

00000c8a <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     c8a:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     c8c:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     c8e:	5f 9a       	sbi	0x0b, 7	; 11
    
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     c90:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c92:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c94:	56 9a       	sbi	0x0a, 6	; 10
}
     c96:	08 95       	ret

00000c98 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     c98:	81 30       	cpi	r24, 0x01	; 1
     c9a:	11 f4       	brne	.+4      	; 0xca0 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     c9c:	5d 98       	cbi	0x0b, 5	; 11
     c9e:	01 c0       	rjmp	.+2      	; 0xca2 <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     ca0:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     ca2:	61 30       	cpi	r22, 0x01	; 1
     ca4:	11 f4       	brne	.+4      	; 0xcaa <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     ca6:	5e 98       	cbi	0x0b, 6	; 11
     ca8:	01 c0       	rjmp	.+2      	; 0xcac <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     caa:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     cac:	41 30       	cpi	r20, 0x01	; 1
     cae:	11 f4       	brne	.+4      	; 0xcb4 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     cb0:	5f 98       	cbi	0x0b, 7	; 11
     cb2:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     cb4:	5f 9a       	sbi	0x0b, 7	; 11
     cb6:	08 95       	ret

00000cb8 <Sensors_HDC1080_Struct_Init>:
}hdc1080_t;

hdc1080_t HDC1080;

void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     cb8:	10 92 9c 06 	sts	0x069C, r1
    HDC1080.Address = 0;
     cbc:	10 92 a0 06 	sts	0x06A0, r1
    HDC1080.LoopCnt = 0;
     cc0:	10 92 a2 06 	sts	0x06A2, r1
     cc4:	10 92 a1 06 	sts	0x06A1, r1
    HDC1080.Temp = 0;
     cc8:	10 92 a4 06 	sts	0x06A4, r1
     ccc:	10 92 a3 06 	sts	0x06A3, r1
    HDC1080.RH = 0;
     cd0:	10 92 a6 06 	sts	0x06A6, r1
     cd4:	10 92 a5 06 	sts	0x06A5, r1
    HDC1080.TimeoutError = 0;
     cd8:	10 92 a7 06 	sts	0x06A7, r1
    HDC1080.Error = 0;
     cdc:	10 92 a8 06 	sts	0x06A8, r1
    HDC1080.StickyError = 0;
     ce0:	10 92 a9 06 	sts	0x06A9, r1
}
     ce4:	08 95       	ret

00000ce6 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     ce6:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS
    //Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     cea:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     cec:	53 9a       	sbi	0x0a, 3	; 10
    
    //SCL as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     cee:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     cf0:	3d 98       	cbi	0x07, 5	; 7

    //SDA as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     cf2:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     cf4:	3c 98       	cbi	0x07, 4	; 7
}
     cf6:	08 95       	ret

00000cf8 <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     cf8:	81 30       	cpi	r24, 0x01	; 1
     cfa:	21 f4       	brne	.+8      	; 0xd04 <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     cfc:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     cfe:	80 93 9e 06 	sts	0x069E, r24
     d02:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     d04:	88 23       	and	r24, r24
     d06:	19 f4       	brne	.+6      	; 0xd0e <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     d08:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     d0a:	10 92 9e 06 	sts	0x069E, r1
     d0e:	08 95       	ret

00000d10 <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     d10:	81 30       	cpi	r24, 0x01	; 1
     d12:	21 f4       	brne	.+8      	; 0xd1c <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     d14:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     d16:	80 93 9f 06 	sts	0x069F, r24
     d1a:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     d1c:	88 23       	and	r24, r24
     d1e:	19 f4       	brne	.+6      	; 0xd26 <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     d20:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     d22:	10 92 9f 06 	sts	0x069F, r1
     d26:	08 95       	ret

00000d28 <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     d28:	3c 9b       	sbis	0x07, 4	; 7
     d2a:	04 c0       	rjmp	.+8      	; 0xd34 <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     d2c:	3c 98       	cbi	0x07, 4	; 7
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     d2e:	86 e0       	ldi	r24, 0x06	; 6
     d30:	8a 95       	dec	r24
     d32:	f1 f7       	brne	.-4      	; 0xd30 <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     d34:	86 b1       	in	r24, 0x06	; 6
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	24 e0       	ldi	r18, 0x04	; 4
     d3a:	96 95       	lsr	r25
     d3c:	87 95       	ror	r24
     d3e:	2a 95       	dec	r18
     d40:	e1 f7       	brne	.-8      	; 0xd3a <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     d42:	81 70       	andi	r24, 0x01	; 1
     d44:	08 95       	ret

00000d46 <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if( ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) && (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP))) ){
     d46:	3d 99       	sbic	0x07, 5	; 7
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <Sensors_I2C_Bus_Idle+0x8>
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	08 95       	ret
     d4e:	87 b1       	in	r24, 0x07	; 7
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	34 e0       	ldi	r19, 0x04	; 4
     d54:	96 95       	lsr	r25
     d56:	87 95       	ror	r24
     d58:	3a 95       	dec	r19
     d5a:	e1 f7       	brne	.-8      	; 0xd54 <Sensors_I2C_Bus_Idle+0xe>
     d5c:	81 70       	andi	r24, 0x01	; 1
        return TRUE;
    }
    return FALSE;
}
     d5e:	08 95       	ret

00000d60 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     d60:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     d62:	80 91 a8 06 	lds	r24, 0x06A8
     d66:	88 23       	and	r24, r24
     d68:	c1 f4       	brne	.+48     	; 0xd9a <Sensors_HDC1080_I2C_Start+0x3a>
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     d70:	16 e0       	ldi	r17, 0x06	; 6
     d72:	81 2f       	mov	r24, r17
     d74:	8a 95       	dec	r24
     d76:	f1 f7       	brne	.-4      	; 0xd74 <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     d78:	81 e0       	ldi	r24, 0x01	; 1
     d7a:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     d7e:	81 2f       	mov	r24, r17
     d80:	8a 95       	dec	r24
     d82:	f1 f7       	brne	.-4      	; 0xd80 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     d84:	80 e0       	ldi	r24, 0x00	; 0
     d86:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     d8a:	81 2f       	mov	r24, r17
     d8c:	8a 95       	dec	r24
     d8e:	f1 f7       	brne	.-4      	; 0xd8c <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     d90:	80 e0       	ldi	r24, 0x00	; 0
     d92:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     d96:	1a 95       	dec	r17
     d98:	f1 f7       	brne	.-4      	; 0xd96 <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     d9a:	1f 91       	pop	r17
     d9c:	08 95       	ret

00000d9e <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     d9e:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     da0:	80 91 a8 06 	lds	r24, 0x06A8
     da4:	88 23       	and	r24, r24
     da6:	d9 f4       	brne	.+54     	; 0xdde <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( !(SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) ){
     da8:	3d 99       	sbic	0x07, 5	; 7
     daa:	05 c0       	rjmp	.+10     	; 0xdb6 <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     dac:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     db0:	86 e0       	ldi	r24, 0x06	; 6
     db2:	8a 95       	dec	r24
     db4:	f1 f7       	brne	.-4      	; 0xdb2 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        //if SDA logic high
        if( !(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) ){
     db6:	3c 99       	sbic	0x07, 4	; 7
     db8:	06 c0       	rjmp	.+12     	; 0xdc6 <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     dba:	80 e0       	ldi	r24, 0x00	; 0
     dbc:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     dc0:	86 e0       	ldi	r24, 0x06	; 6
     dc2:	8a 95       	dec	r24
     dc4:	f1 f7       	brne	.-4      	; 0xdc2 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     dcc:	16 e0       	ldi	r17, 0x06	; 6
     dce:	81 2f       	mov	r24, r17
     dd0:	8a 95       	dec	r24
     dd2:	f1 f7       	brne	.-4      	; 0xdd0 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     dd4:	81 e0       	ldi	r24, 0x01	; 1
     dd6:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     dda:	1a 95       	dec	r17
     ddc:	f1 f7       	brne	.-4      	; 0xdda <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     dde:	1f 91       	pop	r17
     de0:	08 95       	ret

00000de2 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>:

void Sensors_HDC1080_I2C_Forced_Stop_Clear_Error(void){
     de2:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     de4:	80 91 a8 06 	lds	r24, 0x06A8
     de8:	88 23       	and	r24, r24
     dea:	09 f1       	breq	.+66     	; 0xe2e <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x4c>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     dec:	0e 94 a3 06 	call	0xd46	; 0xd46 <Sensors_I2C_Bus_Idle>
     df0:	88 23       	and	r24, r24
     df2:	b9 f4       	brne	.+46     	; 0xe22 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     df4:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     df8:	16 e0       	ldi	r17, 0x06	; 6
     dfa:	81 2f       	mov	r24, r17
     dfc:	8a 95       	dec	r24
     dfe:	f1 f7       	brne	.-4      	; 0xdfc <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x1a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     e06:	81 2f       	mov	r24, r17
     e08:	8a 95       	dec	r24
     e0a:	f1 f7       	brne	.-4      	; 0xe08 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x26>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     e12:	81 2f       	mov	r24, r17
     e14:	8a 95       	dec	r24
     e16:	f1 f7       	brne	.-4      	; 0xe14 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e18:	81 e0       	ldi	r24, 0x01	; 1
     e1a:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     e1e:	1a 95       	dec	r17
     e20:	f1 f7       	brne	.-4      	; 0xe1e <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        HDC1080.StickyError = HDC1080.Error;
     e22:	80 91 a8 06 	lds	r24, 0x06A8
     e26:	80 93 a9 06 	sts	0x06A9, r24
        HDC1080.Error = 0;
     e2a:	10 92 a8 06 	sts	0x06A8, r1
    }
}
     e2e:	1f 91       	pop	r17
     e30:	08 95       	ret

00000e32 <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     e32:	ff 92       	push	r15
     e34:	0f 93       	push	r16
     e36:	1f 93       	push	r17
     e38:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     e3a:	80 91 a8 06 	lds	r24, 0x06A8
     e3e:	88 23       	and	r24, r24
     e40:	f1 f4       	brne	.+60     	; 0xe7e <Sensors_HDC1080_I2C_Send+0x4c>
     e42:	10 e0       	ldi	r17, 0x00	; 0
     e44:	46 e0       	ldi	r20, 0x06	; 6
     e46:	f4 2e       	mov	r15, r20
        for(uint8_t i=0;i<8;i++){
            if(addr & 0x80){
     e48:	07 ff       	sbrs	r16, 7
     e4a:	02 c0       	rjmp	.+4      	; 0xe50 <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	01 c0       	rjmp	.+2      	; 0xe52 <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     e50:	80 e0       	ldi	r24, 0x00	; 0
     e52:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     e56:	8f 2d       	mov	r24, r15
     e58:	8a 95       	dec	r24
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     e5c:	81 e0       	ldi	r24, 0x01	; 1
     e5e:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     e62:	8f 2d       	mov	r24, r15
     e64:	8a 95       	dec	r24
     e66:	f1 f7       	brne	.-4      	; 0xe64 <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     e6e:	8f 2d       	mov	r24, r15
     e70:	8a 95       	dec	r24
     e72:	f1 f7       	brne	.-4      	; 0xe70 <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i=0;i<8;i++){
     e74:	1f 5f       	subi	r17, 0xFF	; 255
     e76:	18 30       	cpi	r17, 0x08	; 8
     e78:	11 f0       	breq	.+4      	; 0xe7e <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
     e7a:	00 0f       	add	r16, r16
     e7c:	e5 cf       	rjmp	.-54     	; 0xe48 <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
     e7e:	1f 91       	pop	r17
     e80:	0f 91       	pop	r16
     e82:	ff 90       	pop	r15
     e84:	08 95       	ret

00000e86 <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
     e86:	ff 92       	push	r15
     e88:	0f 93       	push	r16
     e8a:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
     e8c:	80 91 a8 06 	lds	r24, 0x06A8
     e90:	88 23       	and	r24, r24
     e92:	11 f0       	breq	.+4      	; 0xe98 <Sensors_HDC1080_I2C_Receive+0x12>
     e94:	10 e0       	ldi	r17, 0x00	; 0
     e96:	1f c0       	rjmp	.+62     	; 0xed6 <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     e9e:	86 e0       	ldi	r24, 0x06	; 6
     ea0:	8a 95       	dec	r24
     ea2:	f1 f7       	brne	.-4      	; 0xea0 <Sensors_HDC1080_I2C_Receive+0x1a>
     ea4:	10 e0       	ldi	r17, 0x00	; 0
     ea6:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i=0;i<8;i++){
            val <<= 1;
     ea8:	56 e0       	ldi	r21, 0x06	; 6
     eaa:	f5 2e       	mov	r15, r21
     eac:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
     eae:	0e 94 94 06 	call	0xd28	; 0xd28 <Sensors_I2C_SDA_State_Get>
     eb2:	81 30       	cpi	r24, 0x01	; 1
     eb4:	09 f4       	brne	.+2      	; 0xeb8 <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
     eb6:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     ebe:	8f 2d       	mov	r24, r15
     ec0:	8a 95       	dec	r24
     ec2:	f1 f7       	brne	.-4      	; 0xec0 <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     eca:	8f 2d       	mov	r24, r15
     ecc:	8a 95       	dec	r24
     ece:	f1 f7       	brne	.-4      	; 0xecc <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i=0;i<8;i++){
     ed0:	0f 5f       	subi	r16, 0xFF	; 255
     ed2:	08 30       	cpi	r16, 0x08	; 8
     ed4:	59 f7       	brne	.-42     	; 0xeac <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
     ed6:	81 2f       	mov	r24, r17
     ed8:	1f 91       	pop	r17
     eda:	0f 91       	pop	r16
     edc:	ff 90       	pop	r15
     ede:	08 95       	ret

00000ee0 <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
     ee0:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     ee2:	80 91 a8 06 	lds	r24, 0x06A8
     ee6:	88 23       	and	r24, r24
     ee8:	f9 f4       	brne	.+62     	; 0xf28 <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     ef0:	12 e0       	ldi	r17, 0x02	; 2
     ef2:	81 2f       	mov	r24, r17
     ef4:	8a 95       	dec	r24
     ef6:	f1 f7       	brne	.-4      	; 0xef4 <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     efe:	1a 95       	dec	r17
     f00:	f1 f7       	brne	.-4      	; 0xefe <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
     f02:	0e 94 94 06 	call	0xd28	; 0xd28 <Sensors_I2C_SDA_State_Get>
     f06:	88 23       	and	r24, r24
     f08:	21 f4       	brne	.+8      	; 0xf12 <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	80 93 9d 06 	sts	0x069D, r24
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
     f12:	10 92 9d 06 	sts	0x069D, r1
     f16:	12 e0       	ldi	r17, 0x02	; 2
     f18:	81 2f       	mov	r24, r17
     f1a:	8a 95       	dec	r24
     f1c:	f1 f7       	brne	.-4      	; 0xf1a <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     f24:	1a 95       	dec	r17
     f26:	f1 f7       	brne	.-4      	; 0xf24 <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
     f28:	1f 91       	pop	r17
     f2a:	08 95       	ret

00000f2c <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
     f2c:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f2e:	80 91 a8 06 	lds	r24, 0x06A8
     f32:	88 23       	and	r24, r24
     f34:	a1 f4       	brne	.+40     	; 0xf5e <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f36:	0e 94 88 06 	call	0xd10	; 0xd10 <Sensors_I2C_SDA_State_Set>
     f3a:	12 e0       	ldi	r17, 0x02	; 2
     f3c:	81 2f       	mov	r24, r17
     f3e:	8a 95       	dec	r24
     f40:	f1 f7       	brne	.-4      	; 0xf3e <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     f48:	81 2f       	mov	r24, r17
     f4a:	8a 95       	dec	r24
     f4c:	f1 f7       	brne	.-4      	; 0xf4a <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f4e:	81 2f       	mov	r24, r17
     f50:	8a 95       	dec	r24
     f52:	f1 f7       	brne	.-4      	; 0xf50 <Sensors_HDC1080_I2C_Send_Ack+0x24>
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <Sensors_I2C_SCL_State_Set>
     f5a:	1a 95       	dec	r17
     f5c:	f1 f7       	brne	.-4      	; 0xf5a <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
     f5e:	1f 91       	pop	r17
     f60:	08 95       	ret

00000f62 <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(void){
     f62:	0f 93       	push	r16
     f64:	1f 93       	push	r17
     f66:	10 e0       	ldi	r17, 0x00	; 0
        if(HDC1080.AckStatus == FALSE){
            Sensors_HDC1080_I2C_Stop();
            cnt++;
            if(cnt > 30){
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
     f68:	01 e0       	ldi	r16, 0x01	; 1

void Sensors_HDC1080_Config(void){
    //Config sensor
    uint8_t cnt = 0;
    for(;;){
        Sensors_HDC1080_I2C_Start();
     f6a:	0e 94 b0 06 	call	0xd60	; 0xd60 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( SENSORS_HDC1080_ADDR << 1 );
     f6e:	80 e8       	ldi	r24, 0x80	; 128
     f70:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
     f74:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
     f78:	80 91 9d 06 	lds	r24, 0x069D
     f7c:	88 23       	and	r24, r24
     f7e:	41 f4       	brne	.+16     	; 0xf90 <Sensors_HDC1080_Config+0x2e>
            Sensors_HDC1080_I2C_Stop();
     f80:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Sensors_HDC1080_I2C_Stop>
            cnt++;
     f84:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > 30){
     f86:	1f 31       	cpi	r17, 0x1F	; 31
     f88:	80 f3       	brcs	.-32     	; 0xf6a <Sensors_HDC1080_Config+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
     f8a:	00 93 a8 06 	sts	0x06A8, r16
     f8e:	ed cf       	rjmp	.-38     	; 0xf6a <Sensors_HDC1080_Config+0x8>
        }
        else{
            break;
        }
    }
    Sensors_HDC1080_I2C_Send(0x02);
     f90:	82 e0       	ldi	r24, 0x02	; 2
     f92:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     f96:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x00);
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fa0:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x00);
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     faa:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
     fae:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Sensors_HDC1080_I2C_Stop>
}
     fb2:	1f 91       	pop	r17
     fb4:	0f 91       	pop	r16
     fb6:	08 95       	ret

00000fb8 <Sensors_Sample>:


void Sensors_Sample(void){
     fb8:	0f 93       	push	r16
     fba:	1f 93       	push	r17
    uint32_t rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
     fbc:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fbe:	80 e2       	ldi	r24, 0x20	; 32
     fc0:	9e e4       	ldi	r25, 0x4E	; 78
     fc2:	01 97       	sbiw	r24, 0x01	; 1
     fc4:	f1 f7       	brne	.-4      	; 0xfc2 <Sensors_Sample+0xa>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
     fc6:	10 92 a8 06 	sts	0x06A8, r1

    
    
    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
     fca:	0e 94 b0 06 	call	0xd60	; 0xd60 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
     fce:	80 e8       	ldi	r24, 0x80	; 128
     fd0:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fd4:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x01);
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fde:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
     fe2:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Sensors_HDC1080_I2C_Stop>
     fe6:	80 e7       	ldi	r24, 0x70	; 112
     fe8:	97 e1       	ldi	r25, 0x17	; 23
     fea:	01 97       	sbiw	r24, 0x01	; 1
     fec:	f1 f7       	brne	.-4      	; 0xfea <Sensors_Sample+0x32>
     fee:	10 e0       	ldi	r17, 0x00	; 0
    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
        Sensors_HDC1080_I2C_Start();
     ff0:	0e 94 b0 06 	call	0xd60	; 0xd60 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
     ff4:	81 e8       	ldi	r24, 0x81	; 129
     ff6:	0e 94 19 07 	call	0xe32	; 0xe32 <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
     ffa:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
     ffe:	80 91 9d 06 	lds	r24, 0x069D
    1002:	88 23       	and	r24, r24
    1004:	29 f4       	brne	.+10     	; 0x1010 <Sensors_Sample+0x58>
            Sensors_HDC1080_I2C_Stop();
    1006:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Sensors_HDC1080_I2C_Stop>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
    100a:	1f 5f       	subi	r17, 0xFF	; 255
    100c:	12 33       	cpi	r17, 0x32	; 50
    100e:	81 f7       	brne	.-32     	; 0xff0 <Sensors_Sample+0x38>
        }
        else{
            break;
        }
    }
    rh_val = Sensors_HDC1080_I2C_Receive();
    1010:	0e 94 43 07 	call	0xe86	; 0xe86 <Sensors_HDC1080_I2C_Receive>
    1014:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1016:	0e 94 96 07 	call	0xf2c	; 0xf2c <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    101a:	0e 94 43 07 	call	0xe86	; 0xe86 <Sensors_HDC1080_I2C_Receive>
    101e:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    1020:	0e 94 70 07 	call	0xee0	; 0xee0 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1024:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Sensors_HDC1080_I2C_Stop>

    if(HDC1080.Error == 0){
    1028:	80 91 a8 06 	lds	r24, 0x06A8
    102c:	88 23       	and	r24, r24
    102e:	09 f5       	brne	.+66     	; 0x1072 <Sensors_Sample+0xba>
        }
        else{
            break;
        }
    }
    rh_val = Sensors_HDC1080_I2C_Receive();
    1030:	60 2f       	mov	r22, r16
    1032:	70 e0       	ldi	r23, 0x00	; 0
    1034:	80 e0       	ldi	r24, 0x00	; 0
    1036:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    1038:	98 2f       	mov	r25, r24
    103a:	87 2f       	mov	r24, r23
    103c:	76 2f       	mov	r23, r22
    103e:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1040:	21 2f       	mov	r18, r17
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	40 e0       	ldi	r20, 0x00	; 0
    1046:	50 e0       	ldi	r21, 0x00	; 0
    1048:	62 2b       	or	r22, r18
    104a:	73 2b       	or	r23, r19
    104c:	84 2b       	or	r24, r20
    104e:	95 2b       	or	r25, r21
    Sensors_HDC1080_I2C_Check_Ack();
    Sensors_HDC1080_I2C_Stop();

    if(HDC1080.Error == 0){
        rh_val*=100;
    1050:	24 e6       	ldi	r18, 0x64	; 100
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	40 e0       	ldi	r20, 0x00	; 0
    1056:	50 e0       	ldi	r21, 0x00	; 0
    1058:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <__mulsi3>
        rh_val/=65535;
        HDC1080.RH = (uint16_t)rh_val;
    105c:	2f ef       	ldi	r18, 0xFF	; 255
    105e:	3f ef       	ldi	r19, 0xFF	; 255
    1060:	40 e0       	ldi	r20, 0x00	; 0
    1062:	50 e0       	ldi	r21, 0x00	; 0
    1064:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__udivmodsi4>
    1068:	30 93 a6 06 	sts	0x06A6, r19
    106c:	20 93 a5 06 	sts	0x06A5, r18
    1070:	04 c0       	rjmp	.+8      	; 0x107a <Sensors_Sample+0xc2>
    }
    else{
        HDC1080.RH = 0;
    1072:	10 92 a6 06 	sts	0x06A6, r1
    1076:	10 92 a5 06 	sts	0x06A5, r1
    }

    //Clear errors, send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop_Clear_Error();
    107a:	0e 94 f1 06 	call	0xde2	; 0xde2 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    107e:	5b 9a       	sbi	0x0b, 3	; 11
}
    1080:	1f 91       	pop	r17
    1082:	0f 91       	pop	r16
    1084:	08 95       	ret

00001086 <Sensors_HDC1080_Address_Get>:



uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    1086:	80 91 a0 06 	lds	r24, 0x06A0
    108a:	08 95       	ret

0000108c <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    108c:	80 91 9c 06 	lds	r24, 0x069C
    1090:	08 95       	ret

00001092 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    1092:	80 91 a8 06 	lds	r24, 0x06A8
    1096:	08 95       	ret

00001098 <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    1098:	80 91 a9 06 	lds	r24, 0x06A9
    109c:	08 95       	ret

0000109e <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
    109e:	80 91 a5 06 	lds	r24, 0x06A5
    10a2:	90 91 a6 06 	lds	r25, 0x06A6
    10a6:	08 95       	ret

000010a8 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    10a8:	20 91 53 00 	lds	r18, 0x0053
    10ac:	2e 7f       	andi	r18, 0xFE	; 254
    10ae:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    10b2:	0f 92       	push	r0
    10b4:	0f b6       	in	r0, 0x3f	; 63
    10b6:	0f 92       	push	r0
    10b8:	1f 92       	push	r1
    10ba:	11 24       	eor	r1, r1
    10bc:	2f 92       	push	r2
    10be:	3f 92       	push	r3
    10c0:	4f 92       	push	r4
    10c2:	5f 92       	push	r5
    10c4:	6f 92       	push	r6
    10c6:	7f 92       	push	r7
    10c8:	8f 92       	push	r8
    10ca:	9f 92       	push	r9
    10cc:	af 92       	push	r10
    10ce:	bf 92       	push	r11
    10d0:	cf 92       	push	r12
    10d2:	df 92       	push	r13
    10d4:	ef 92       	push	r14
    10d6:	ff 92       	push	r15
    10d8:	0f 93       	push	r16
    10da:	1f 93       	push	r17
    10dc:	2f 93       	push	r18
    10de:	3f 93       	push	r19
    10e0:	4f 93       	push	r20
    10e2:	5f 93       	push	r21
    10e4:	6f 93       	push	r22
    10e6:	7f 93       	push	r23
    10e8:	8f 93       	push	r24
    10ea:	9f 93       	push	r25
    10ec:	af 93       	push	r26
    10ee:	bf 93       	push	r27
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	ef 93       	push	r30
    10f6:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    10f8:	ed e3       	ldi	r30, 0x3D	; 61
    10fa:	f1 e0       	ldi	r31, 0x01	; 1
    10fc:	20 91 34 01 	lds	r18, 0x0134
    1100:	22 0f       	add	r18, r18
    1102:	e2 0f       	add	r30, r18
    1104:	20 e0       	ldi	r18, 0x00	; 0
    1106:	f2 1f       	adc	r31, r18
    1108:	2d b7       	in	r18, 0x3d	; 61
    110a:	3e b7       	in	r19, 0x3e	; 62
    110c:	20 83       	st	Z, r18
    110e:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1110:	20 91 33 01 	lds	r18, 0x0133
    1114:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1118:	20 91 2d 01 	lds	r18, 0x012D
    111c:	23 95       	inc	r18
    111e:	20 93 2d 01 	sts	0x012D, r18
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	20 91 2e 01 	lds	r18, 0x012E
    1128:	23 1f       	adc	r18, r19
    112a:	20 93 2e 01 	sts	0x012E, r18
    112e:	20 91 2f 01 	lds	r18, 0x012F
    1132:	23 1f       	adc	r18, r19
    1134:	20 93 2f 01 	sts	0x012F, r18
    1138:	20 91 30 01 	lds	r18, 0x0130
    113c:	23 1f       	adc	r18, r19
    113e:	20 93 30 01 	sts	0x0130, r18
    1142:	20 91 31 01 	lds	r18, 0x0131
    1146:	23 1f       	adc	r18, r19
    1148:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    114c:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    114e:	2f ef       	ldi	r18, 0xFF	; 255
    1150:	20 93 36 01 	sts	0x0136, r18
    1154:	20 e0       	ldi	r18, 0x00	; 0
    1156:	20 93 37 01 	sts	0x0137, r18
    115a:	58 2f       	mov	r21, r24

0000115c <_KER_SCH_LOOP9>:
    115c:	20 93 34 01 	sts	0x0134, r18
    1160:	85 2f       	mov	r24, r21
    1162:	e3 e7       	ldi	r30, 0x73	; 115
    1164:	f1 e0       	ldi	r31, 0x01	; 1
    1166:	20 91 34 01 	lds	r18, 0x0134
    116a:	22 0f       	add	r18, r18
    116c:	e2 0f       	add	r30, r18
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	f2 1f       	adc	r31, r18
    1172:	20 81       	ld	r18, Z
    1174:	31 81       	ldd	r19, Z+1	; 0x01
    1176:	42 2f       	mov	r20, r18
    1178:	43 2b       	or	r20, r19
    117a:	59 f0       	breq	.+22     	; 0x1192 <_VAL_NULL10>
    117c:	81 30       	cpi	r24, 0x01	; 1
    117e:	99 f0       	breq	.+38     	; 0x11a6 <_VAL_NOT_NULL10>
    1180:	41 e0       	ldi	r20, 0x01	; 1
    1182:	24 1b       	sub	r18, r20
    1184:	40 e0       	ldi	r20, 0x00	; 0
    1186:	34 0b       	sbc	r19, r20
    1188:	20 83       	st	Z, r18
    118a:	31 83       	std	Z+1, r19	; 0x01
    118c:	42 2f       	mov	r20, r18
    118e:	43 2b       	or	r20, r19
    1190:	51 f4       	brne	.+20     	; 0x11a6 <_VAL_NOT_NULL10>

00001192 <_VAL_NULL10>:
    1192:	ef e5       	ldi	r30, 0x5F	; 95
    1194:	f1 e0       	ldi	r31, 0x01	; 1
    1196:	20 91 34 01 	lds	r18, 0x0134
    119a:	e2 0f       	add	r30, r18
    119c:	20 e0       	ldi	r18, 0x00	; 0
    119e:	f2 1f       	adc	r31, r18
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	80 83       	st	Z, r24
    11a4:	08 c0       	rjmp	.+16     	; 0x11b6 <_EXIT_SLP_TIME10>

000011a6 <_VAL_NOT_NULL10>:
    11a6:	ef e5       	ldi	r30, 0x5F	; 95
    11a8:	f1 e0       	ldi	r31, 0x01	; 1
    11aa:	20 91 34 01 	lds	r18, 0x0134
    11ae:	e2 0f       	add	r30, r18
    11b0:	20 e0       	ldi	r18, 0x00	; 0
    11b2:	f2 1f       	adc	r31, r18
    11b4:	80 81       	ld	r24, Z

000011b6 <_EXIT_SLP_TIME10>:
    11b6:	81 30       	cpi	r24, 0x01	; 1
    11b8:	19 f0       	breq	.+6      	; 0x11c0 <_KER_CALC_PRIO9>
    11ba:	84 30       	cpi	r24, 0x04	; 4
    11bc:	09 f0       	breq	.+2      	; 0x11c0 <_KER_CALC_PRIO9>
    11be:	12 c0       	rjmp	.+36     	; 0x11e4 <_KER_SCH_NEXT9>

000011c0 <_KER_CALC_PRIO9>:
    11c0:	e9 e6       	ldi	r30, 0x69	; 105
    11c2:	f1 e0       	ldi	r31, 0x01	; 1
    11c4:	20 e0       	ldi	r18, 0x00	; 0
    11c6:	80 91 34 01 	lds	r24, 0x0134
    11ca:	e8 0f       	add	r30, r24
    11cc:	f2 1f       	adc	r31, r18
    11ce:	80 81       	ld	r24, Z
    11d0:	20 91 36 01 	lds	r18, 0x0136
    11d4:	82 17       	cp	r24, r18
    11d6:	30 f4       	brcc	.+12     	; 0x11e4 <_KER_SCH_NEXT9>
    11d8:	80 93 36 01 	sts	0x0136, r24
    11dc:	20 91 34 01 	lds	r18, 0x0134
    11e0:	20 93 37 01 	sts	0x0137, r18

000011e4 <_KER_SCH_NEXT9>:
    11e4:	20 91 34 01 	lds	r18, 0x0134
    11e8:	23 95       	inc	r18
    11ea:	30 91 35 01 	lds	r19, 0x0135
    11ee:	23 17       	cp	r18, r19
    11f0:	08 f4       	brcc	.+2      	; 0x11f4 <_KER_SCH_EXIT9>
    11f2:	b4 cf       	rjmp	.-152    	; 0x115c <_KER_SCH_LOOP9>

000011f4 <_KER_SCH_EXIT9>:
    11f4:	20 91 37 01 	lds	r18, 0x0137
    11f8:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    11fc:	20 91 34 01 	lds	r18, 0x0134
    1200:	22 23       	and	r18, r18
    1202:	29 f0       	breq	.+10     	; 0x120e <_KER_USG_TICK15>
    1204:	20 91 39 01 	lds	r18, 0x0139
    1208:	23 95       	inc	r18
    120a:	20 93 39 01 	sts	0x0139, r18

0000120e <_KER_USG_TICK15>:
    120e:	20 91 38 01 	lds	r18, 0x0138
    1212:	23 95       	inc	r18
    1214:	24 36       	cpi	r18, 0x64	; 100
    1216:	40 f0       	brcs	.+16     	; 0x1228 <_KER_USG_UTC_SV15>
    1218:	20 e0       	ldi	r18, 0x00	; 0
    121a:	30 91 39 01 	lds	r19, 0x0139
    121e:	30 93 3a 01 	sts	0x013A, r19
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	30 93 39 01 	sts	0x0139, r19

00001228 <_KER_USG_UTC_SV15>:
    1228:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    122c:	ed e3       	ldi	r30, 0x3D	; 61
    122e:	f1 e0       	ldi	r31, 0x01	; 1
    1230:	20 91 34 01 	lds	r18, 0x0134
    1234:	22 0f       	add	r18, r18
    1236:	e2 0f       	add	r30, r18
    1238:	20 e0       	ldi	r18, 0x00	; 0
    123a:	f2 1f       	adc	r31, r18
    123c:	20 81       	ld	r18, Z
    123e:	31 81       	ldd	r19, Z+1	; 0x01
    1240:	2d bf       	out	0x3d, r18	; 61
    1242:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1244:	ff 91       	pop	r31
    1246:	ef 91       	pop	r30
    1248:	df 91       	pop	r29
    124a:	cf 91       	pop	r28
    124c:	bf 91       	pop	r27
    124e:	af 91       	pop	r26
    1250:	9f 91       	pop	r25
    1252:	8f 91       	pop	r24
    1254:	7f 91       	pop	r23
    1256:	6f 91       	pop	r22
    1258:	5f 91       	pop	r21
    125a:	4f 91       	pop	r20
    125c:	3f 91       	pop	r19
    125e:	2f 91       	pop	r18
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	ff 90       	pop	r15
    1266:	ef 90       	pop	r14
    1268:	df 90       	pop	r13
    126a:	cf 90       	pop	r12
    126c:	bf 90       	pop	r11
    126e:	af 90       	pop	r10
    1270:	9f 90       	pop	r9
    1272:	8f 90       	pop	r8
    1274:	7f 90       	pop	r7
    1276:	6f 90       	pop	r6
    1278:	5f 90       	pop	r5
    127a:	4f 90       	pop	r4
    127c:	3f 90       	pop	r3
    127e:	2f 90       	pop	r2
    1280:	1f 90       	pop	r1
    1282:	0f 90       	pop	r0
    1284:	0f be       	out	0x3f, r0	; 63
    1286:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1288:	18 95       	reti

0000128a <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    128a:	20 91 53 00 	lds	r18, 0x0053
    128e:	2e 7f       	andi	r18, 0xFE	; 254
    1290:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1294:	0f 92       	push	r0
    1296:	0f b6       	in	r0, 0x3f	; 63
    1298:	0f 92       	push	r0
    129a:	1f 92       	push	r1
    129c:	11 24       	eor	r1, r1
    129e:	2f 92       	push	r2
    12a0:	3f 92       	push	r3
    12a2:	4f 92       	push	r4
    12a4:	5f 92       	push	r5
    12a6:	6f 92       	push	r6
    12a8:	7f 92       	push	r7
    12aa:	8f 92       	push	r8
    12ac:	9f 92       	push	r9
    12ae:	af 92       	push	r10
    12b0:	bf 92       	push	r11
    12b2:	cf 92       	push	r12
    12b4:	df 92       	push	r13
    12b6:	ef 92       	push	r14
    12b8:	ff 92       	push	r15
    12ba:	0f 93       	push	r16
    12bc:	1f 93       	push	r17
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	cf 93       	push	r28
    12d4:	df 93       	push	r29
    12d6:	ef 93       	push	r30
    12d8:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    12da:	ed e3       	ldi	r30, 0x3D	; 61
    12dc:	f1 e0       	ldi	r31, 0x01	; 1
    12de:	20 91 34 01 	lds	r18, 0x0134
    12e2:	22 0f       	add	r18, r18
    12e4:	e2 0f       	add	r30, r18
    12e6:	20 e0       	ldi	r18, 0x00	; 0
    12e8:	f2 1f       	adc	r31, r18
    12ea:	2d b7       	in	r18, 0x3d	; 61
    12ec:	3e b7       	in	r19, 0x3e	; 62
    12ee:	20 83       	st	Z, r18
    12f0:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    12f2:	20 91 33 01 	lds	r18, 0x0133
    12f6:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    12fa:	20 91 2d 01 	lds	r18, 0x012D
    12fe:	23 95       	inc	r18
    1300:	20 93 2d 01 	sts	0x012D, r18
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	20 91 2e 01 	lds	r18, 0x012E
    130a:	23 1f       	adc	r18, r19
    130c:	20 93 2e 01 	sts	0x012E, r18
    1310:	20 91 2f 01 	lds	r18, 0x012F
    1314:	23 1f       	adc	r18, r19
    1316:	20 93 2f 01 	sts	0x012F, r18
    131a:	20 91 30 01 	lds	r18, 0x0130
    131e:	23 1f       	adc	r18, r19
    1320:	20 93 30 01 	sts	0x0130, r18
    1324:	20 91 31 01 	lds	r18, 0x0131
    1328:	23 1f       	adc	r18, r19
    132a:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    132e:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1330:	2f ef       	ldi	r18, 0xFF	; 255
    1332:	20 93 36 01 	sts	0x0136, r18
    1336:	20 e0       	ldi	r18, 0x00	; 0
    1338:	20 93 37 01 	sts	0x0137, r18
    133c:	58 2f       	mov	r21, r24

0000133e <_KER_SCH_LOOP31>:
    133e:	20 93 34 01 	sts	0x0134, r18
    1342:	85 2f       	mov	r24, r21
    1344:	e3 e7       	ldi	r30, 0x73	; 115
    1346:	f1 e0       	ldi	r31, 0x01	; 1
    1348:	20 91 34 01 	lds	r18, 0x0134
    134c:	22 0f       	add	r18, r18
    134e:	e2 0f       	add	r30, r18
    1350:	20 e0       	ldi	r18, 0x00	; 0
    1352:	f2 1f       	adc	r31, r18
    1354:	20 81       	ld	r18, Z
    1356:	31 81       	ldd	r19, Z+1	; 0x01
    1358:	42 2f       	mov	r20, r18
    135a:	43 2b       	or	r20, r19
    135c:	59 f0       	breq	.+22     	; 0x1374 <_VAL_NULL32>
    135e:	81 30       	cpi	r24, 0x01	; 1
    1360:	99 f0       	breq	.+38     	; 0x1388 <_VAL_NOT_NULL32>
    1362:	41 e0       	ldi	r20, 0x01	; 1
    1364:	24 1b       	sub	r18, r20
    1366:	40 e0       	ldi	r20, 0x00	; 0
    1368:	34 0b       	sbc	r19, r20
    136a:	20 83       	st	Z, r18
    136c:	31 83       	std	Z+1, r19	; 0x01
    136e:	42 2f       	mov	r20, r18
    1370:	43 2b       	or	r20, r19
    1372:	51 f4       	brne	.+20     	; 0x1388 <_VAL_NOT_NULL32>

00001374 <_VAL_NULL32>:
    1374:	ef e5       	ldi	r30, 0x5F	; 95
    1376:	f1 e0       	ldi	r31, 0x01	; 1
    1378:	20 91 34 01 	lds	r18, 0x0134
    137c:	e2 0f       	add	r30, r18
    137e:	20 e0       	ldi	r18, 0x00	; 0
    1380:	f2 1f       	adc	r31, r18
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	80 83       	st	Z, r24
    1386:	08 c0       	rjmp	.+16     	; 0x1398 <_EXIT_SLP_TIME32>

00001388 <_VAL_NOT_NULL32>:
    1388:	ef e5       	ldi	r30, 0x5F	; 95
    138a:	f1 e0       	ldi	r31, 0x01	; 1
    138c:	20 91 34 01 	lds	r18, 0x0134
    1390:	e2 0f       	add	r30, r18
    1392:	20 e0       	ldi	r18, 0x00	; 0
    1394:	f2 1f       	adc	r31, r18
    1396:	80 81       	ld	r24, Z

00001398 <_EXIT_SLP_TIME32>:
    1398:	81 30       	cpi	r24, 0x01	; 1
    139a:	19 f0       	breq	.+6      	; 0x13a2 <_KER_CALC_PRIO31>
    139c:	84 30       	cpi	r24, 0x04	; 4
    139e:	09 f0       	breq	.+2      	; 0x13a2 <_KER_CALC_PRIO31>
    13a0:	12 c0       	rjmp	.+36     	; 0x13c6 <_KER_SCH_NEXT31>

000013a2 <_KER_CALC_PRIO31>:
    13a2:	e9 e6       	ldi	r30, 0x69	; 105
    13a4:	f1 e0       	ldi	r31, 0x01	; 1
    13a6:	20 e0       	ldi	r18, 0x00	; 0
    13a8:	80 91 34 01 	lds	r24, 0x0134
    13ac:	e8 0f       	add	r30, r24
    13ae:	f2 1f       	adc	r31, r18
    13b0:	80 81       	ld	r24, Z
    13b2:	20 91 36 01 	lds	r18, 0x0136
    13b6:	82 17       	cp	r24, r18
    13b8:	30 f4       	brcc	.+12     	; 0x13c6 <_KER_SCH_NEXT31>
    13ba:	80 93 36 01 	sts	0x0136, r24
    13be:	20 91 34 01 	lds	r18, 0x0134
    13c2:	20 93 37 01 	sts	0x0137, r18

000013c6 <_KER_SCH_NEXT31>:
    13c6:	20 91 34 01 	lds	r18, 0x0134
    13ca:	23 95       	inc	r18
    13cc:	30 91 35 01 	lds	r19, 0x0135
    13d0:	23 17       	cp	r18, r19
    13d2:	08 f4       	brcc	.+2      	; 0x13d6 <_KER_SCH_EXIT31>
    13d4:	b4 cf       	rjmp	.-152    	; 0x133e <_KER_SCH_LOOP31>

000013d6 <_KER_SCH_EXIT31>:
    13d6:	20 91 37 01 	lds	r18, 0x0137
    13da:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    13de:	20 91 34 01 	lds	r18, 0x0134
    13e2:	22 23       	and	r18, r18
    13e4:	29 f0       	breq	.+10     	; 0x13f0 <_KER_USG_TICK37>
    13e6:	20 91 39 01 	lds	r18, 0x0139
    13ea:	23 95       	inc	r18
    13ec:	20 93 39 01 	sts	0x0139, r18

000013f0 <_KER_USG_TICK37>:
    13f0:	20 91 38 01 	lds	r18, 0x0138
    13f4:	23 95       	inc	r18
    13f6:	24 36       	cpi	r18, 0x64	; 100
    13f8:	40 f0       	brcs	.+16     	; 0x140a <_KER_USG_UTC_SV37>
    13fa:	20 e0       	ldi	r18, 0x00	; 0
    13fc:	30 91 39 01 	lds	r19, 0x0139
    1400:	30 93 3a 01 	sts	0x013A, r19
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	30 93 39 01 	sts	0x0139, r19

0000140a <_KER_USG_UTC_SV37>:
    140a:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    140e:	ed e3       	ldi	r30, 0x3D	; 61
    1410:	f1 e0       	ldi	r31, 0x01	; 1
    1412:	20 91 34 01 	lds	r18, 0x0134
    1416:	22 0f       	add	r18, r18
    1418:	e2 0f       	add	r30, r18
    141a:	20 e0       	ldi	r18, 0x00	; 0
    141c:	f2 1f       	adc	r31, r18
    141e:	20 81       	ld	r18, Z
    1420:	31 81       	ldd	r19, Z+1	; 0x01
    1422:	2d bf       	out	0x3d, r18	; 61
    1424:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1426:	ff 91       	pop	r31
    1428:	ef 91       	pop	r30
    142a:	df 91       	pop	r29
    142c:	cf 91       	pop	r28
    142e:	bf 91       	pop	r27
    1430:	af 91       	pop	r26
    1432:	9f 91       	pop	r25
    1434:	8f 91       	pop	r24
    1436:	7f 91       	pop	r23
    1438:	6f 91       	pop	r22
    143a:	5f 91       	pop	r21
    143c:	4f 91       	pop	r20
    143e:	3f 91       	pop	r19
    1440:	2f 91       	pop	r18
    1442:	1f 91       	pop	r17
    1444:	0f 91       	pop	r16
    1446:	ff 90       	pop	r15
    1448:	ef 90       	pop	r14
    144a:	df 90       	pop	r13
    144c:	cf 90       	pop	r12
    144e:	bf 90       	pop	r11
    1450:	af 90       	pop	r10
    1452:	9f 90       	pop	r9
    1454:	8f 90       	pop	r8
    1456:	7f 90       	pop	r7
    1458:	6f 90       	pop	r6
    145a:	5f 90       	pop	r5
    145c:	4f 90       	pop	r4
    145e:	3f 90       	pop	r3
    1460:	2f 90       	pop	r2
    1462:	1f 90       	pop	r1
    1464:	0f 90       	pop	r0
    1466:	0f be       	out	0x3f, r0	; 63
    1468:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    146a:	18 95       	reti

0000146c <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    146c:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    146e:	a0 91 51 01 	lds	r26, 0x0151
    1472:	b0 91 52 01 	lds	r27, 0x0152
    1476:	2d b7       	in	r18, 0x3d	; 61
    1478:	3e b7       	in	r19, 0x3e	; 62
    147a:	2d 93       	st	X+, r18
    147c:	3d 93       	st	X+, r19
    147e:	ed 93       	st	X+, r30
    1480:	fd 93       	st	X+, r31
    1482:	a0 93 51 01 	sts	0x0151, r26
    1486:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    148a:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    148c:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    1490:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    1494:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    1498:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    149c:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    14a0:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    14a4:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    14a8:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    14ac:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    14b0:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    14b4:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    14b8:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    14bc:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    14c0:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    14c4:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    14c6:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    14ca:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    14cc:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    14d0:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    14d2:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    14d6:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    14da:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    14de:	a0 91 51 01 	lds	r26, 0x0151
    14e2:	b0 91 52 01 	lds	r27, 0x0152
    14e6:	fe 91       	ld	r31, -X
    14e8:	ee 91       	ld	r30, -X
    14ea:	3e 91       	ld	r19, -X
    14ec:	2e 91       	ld	r18, -X
    14ee:	2d bf       	out	0x3d, r18	; 61
    14f0:	3e bf       	out	0x3e, r19	; 62
    14f2:	a0 93 51 01 	sts	0x0151, r26
    14f6:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    14fa:	08 95       	ret

000014fc <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    14fc:	a0 91 51 01 	lds	r26, 0x0151
    1500:	b0 91 52 01 	lds	r27, 0x0152
    1504:	2d b7       	in	r18, 0x3d	; 61
    1506:	3e b7       	in	r19, 0x3e	; 62
    1508:	2d 93       	st	X+, r18
    150a:	3d 93       	st	X+, r19
    150c:	ed 93       	st	X+, r30
    150e:	fd 93       	st	X+, r31
    1510:	a0 93 51 01 	sts	0x0151, r26
    1514:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1518:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    151a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    151c:	20 91 34 01 	lds	r18, 0x0134
    1520:	e2 0f       	add	r30, r18
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1526:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1528:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    152a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    152c:	20 91 34 01 	lds	r18, 0x0134
    1530:	e2 0f       	add	r30, r18
    1532:	20 e0       	ldi	r18, 0x00	; 0
    1534:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1536:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1538:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    153a:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    153e:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1540:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    1542:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    1544:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    1546:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1548:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    154a:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    154c:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    154e:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1550:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    1552:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    1554:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    1556:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    1558:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    155a:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    155c:	0f 92       	push	r0
    155e:	0f b6       	in	r0, 0x3f	; 63
    1560:	0f 92       	push	r0
    1562:	1f 92       	push	r1
    1564:	11 24       	eor	r1, r1
    1566:	2f 92       	push	r2
    1568:	3f 92       	push	r3
    156a:	4f 92       	push	r4
    156c:	5f 92       	push	r5
    156e:	6f 92       	push	r6
    1570:	7f 92       	push	r7
    1572:	8f 92       	push	r8
    1574:	9f 92       	push	r9
    1576:	af 92       	push	r10
    1578:	bf 92       	push	r11
    157a:	cf 92       	push	r12
    157c:	df 92       	push	r13
    157e:	ef 92       	push	r14
    1580:	ff 92       	push	r15
    1582:	0f 93       	push	r16
    1584:	1f 93       	push	r17
    1586:	2f 93       	push	r18
    1588:	3f 93       	push	r19
    158a:	4f 93       	push	r20
    158c:	5f 93       	push	r21
    158e:	6f 93       	push	r22
    1590:	7f 93       	push	r23
    1592:	8f 93       	push	r24
    1594:	9f 93       	push	r25
    1596:	af 93       	push	r26
    1598:	bf 93       	push	r27
    159a:	cf 93       	push	r28
    159c:	df 93       	push	r29
    159e:	ef 93       	push	r30
    15a0:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    15a2:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    15a4:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    15a6:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    15aa:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    15ac:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    15ae:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    15b0:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    15b2:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    15b4:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    15b6:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    15b8:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    15ba:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    15be:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    15c0:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    15c4:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    15c8:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    15ca:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    15ce:	a0 91 51 01 	lds	r26, 0x0151
    15d2:	b0 91 52 01 	lds	r27, 0x0152
    15d6:	fe 91       	ld	r31, -X
    15d8:	ee 91       	ld	r30, -X
    15da:	3e 91       	ld	r19, -X
    15dc:	2e 91       	ld	r18, -X
    15de:	2d bf       	out	0x3d, r18	; 61
    15e0:	3e bf       	out	0x3e, r19	; 62
    15e2:	a0 93 51 01 	sts	0x0151, r26
    15e6:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    15ea:	08 95       	ret

000015ec <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    15ec:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    15ee:	2f ef       	ldi	r18, 0xFF	; 255
    15f0:	20 93 36 01 	sts	0x0136, r18
    15f4:	20 e0       	ldi	r18, 0x00	; 0
    15f6:	20 93 37 01 	sts	0x0137, r18
    15fa:	58 2f       	mov	r21, r24

000015fc <_KER_SCH_LOOP54>:
    15fc:	20 93 34 01 	sts	0x0134, r18
    1600:	85 2f       	mov	r24, r21
    1602:	e3 e7       	ldi	r30, 0x73	; 115
    1604:	f1 e0       	ldi	r31, 0x01	; 1
    1606:	20 91 34 01 	lds	r18, 0x0134
    160a:	22 0f       	add	r18, r18
    160c:	e2 0f       	add	r30, r18
    160e:	20 e0       	ldi	r18, 0x00	; 0
    1610:	f2 1f       	adc	r31, r18
    1612:	20 81       	ld	r18, Z
    1614:	31 81       	ldd	r19, Z+1	; 0x01
    1616:	42 2f       	mov	r20, r18
    1618:	43 2b       	or	r20, r19
    161a:	59 f0       	breq	.+22     	; 0x1632 <_VAL_NULL55>
    161c:	81 30       	cpi	r24, 0x01	; 1
    161e:	99 f0       	breq	.+38     	; 0x1646 <_VAL_NOT_NULL55>
    1620:	41 e0       	ldi	r20, 0x01	; 1
    1622:	24 1b       	sub	r18, r20
    1624:	40 e0       	ldi	r20, 0x00	; 0
    1626:	34 0b       	sbc	r19, r20
    1628:	20 83       	st	Z, r18
    162a:	31 83       	std	Z+1, r19	; 0x01
    162c:	42 2f       	mov	r20, r18
    162e:	43 2b       	or	r20, r19
    1630:	51 f4       	brne	.+20     	; 0x1646 <_VAL_NOT_NULL55>

00001632 <_VAL_NULL55>:
    1632:	ef e5       	ldi	r30, 0x5F	; 95
    1634:	f1 e0       	ldi	r31, 0x01	; 1
    1636:	20 91 34 01 	lds	r18, 0x0134
    163a:	e2 0f       	add	r30, r18
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	f2 1f       	adc	r31, r18
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	80 83       	st	Z, r24
    1644:	08 c0       	rjmp	.+16     	; 0x1656 <_EXIT_SLP_TIME55>

00001646 <_VAL_NOT_NULL55>:
    1646:	ef e5       	ldi	r30, 0x5F	; 95
    1648:	f1 e0       	ldi	r31, 0x01	; 1
    164a:	20 91 34 01 	lds	r18, 0x0134
    164e:	e2 0f       	add	r30, r18
    1650:	20 e0       	ldi	r18, 0x00	; 0
    1652:	f2 1f       	adc	r31, r18
    1654:	80 81       	ld	r24, Z

00001656 <_EXIT_SLP_TIME55>:
    1656:	81 30       	cpi	r24, 0x01	; 1
    1658:	19 f0       	breq	.+6      	; 0x1660 <_KER_CALC_PRIO54>
    165a:	84 30       	cpi	r24, 0x04	; 4
    165c:	09 f0       	breq	.+2      	; 0x1660 <_KER_CALC_PRIO54>
    165e:	12 c0       	rjmp	.+36     	; 0x1684 <_KER_SCH_NEXT54>

00001660 <_KER_CALC_PRIO54>:
    1660:	e9 e6       	ldi	r30, 0x69	; 105
    1662:	f1 e0       	ldi	r31, 0x01	; 1
    1664:	20 e0       	ldi	r18, 0x00	; 0
    1666:	80 91 34 01 	lds	r24, 0x0134
    166a:	e8 0f       	add	r30, r24
    166c:	f2 1f       	adc	r31, r18
    166e:	80 81       	ld	r24, Z
    1670:	20 91 36 01 	lds	r18, 0x0136
    1674:	82 17       	cp	r24, r18
    1676:	30 f4       	brcc	.+12     	; 0x1684 <_KER_SCH_NEXT54>
    1678:	80 93 36 01 	sts	0x0136, r24
    167c:	20 91 34 01 	lds	r18, 0x0134
    1680:	20 93 37 01 	sts	0x0137, r18

00001684 <_KER_SCH_NEXT54>:
    1684:	20 91 34 01 	lds	r18, 0x0134
    1688:	23 95       	inc	r18
    168a:	30 91 35 01 	lds	r19, 0x0135
    168e:	23 17       	cp	r18, r19
    1690:	08 f4       	brcc	.+2      	; 0x1694 <_KER_SCH_EXIT54>
    1692:	b4 cf       	rjmp	.-152    	; 0x15fc <_KER_SCH_LOOP54>

00001694 <_KER_SCH_EXIT54>:
    1694:	20 91 37 01 	lds	r18, 0x0137
    1698:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    169c:	ed e3       	ldi	r30, 0x3D	; 61
    169e:	f1 e0       	ldi	r31, 0x01	; 1
    16a0:	20 91 34 01 	lds	r18, 0x0134
    16a4:	22 0f       	add	r18, r18
    16a6:	e2 0f       	add	r30, r18
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	f2 1f       	adc	r31, r18
    16ac:	20 81       	ld	r18, Z
    16ae:	31 81       	ldd	r19, Z+1	; 0x01
    16b0:	2d bf       	out	0x3d, r18	; 61
    16b2:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    16b4:	ff 91       	pop	r31
    16b6:	ef 91       	pop	r30
    16b8:	df 91       	pop	r29
    16ba:	cf 91       	pop	r28
    16bc:	bf 91       	pop	r27
    16be:	af 91       	pop	r26
    16c0:	9f 91       	pop	r25
    16c2:	8f 91       	pop	r24
    16c4:	7f 91       	pop	r23
    16c6:	6f 91       	pop	r22
    16c8:	5f 91       	pop	r21
    16ca:	4f 91       	pop	r20
    16cc:	3f 91       	pop	r19
    16ce:	2f 91       	pop	r18
    16d0:	1f 91       	pop	r17
    16d2:	0f 91       	pop	r16
    16d4:	ff 90       	pop	r15
    16d6:	ef 90       	pop	r14
    16d8:	df 90       	pop	r13
    16da:	cf 90       	pop	r12
    16dc:	bf 90       	pop	r11
    16de:	af 90       	pop	r10
    16e0:	9f 90       	pop	r9
    16e2:	8f 90       	pop	r8
    16e4:	7f 90       	pop	r7
    16e6:	6f 90       	pop	r6
    16e8:	5f 90       	pop	r5
    16ea:	4f 90       	pop	r4
    16ec:	3f 90       	pop	r3
    16ee:	2f 90       	pop	r2
    16f0:	1f 90       	pop	r1
    16f2:	0f 90       	pop	r0
    16f4:	0f be       	out	0x3f, r0	; 63
    16f6:	0f 90       	pop	r0
    16f8:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	20 93 70 00 	sts	0x0070, r18
    1700:	20 e2       	ldi	r18, 0x20	; 32
    1702:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1706:	20 e8       	ldi	r18, 0x80	; 128
    1708:	20 93 b3 00 	sts	0x00B3, r18
    170c:	20 e0       	ldi	r18, 0x00	; 0
    170e:	20 93 b4 00 	sts	0x00B4, r18
    1712:	22 e0       	ldi	r18, 0x02	; 2
    1714:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1718:	26 e0       	ldi	r18, 0x06	; 6
    171a:	20 93 b1 00 	sts	0x00B1, r18
    171e:	20 e0       	ldi	r18, 0x00	; 0
    1720:	20 93 b2 00 	sts	0x00B2, r18

00001724 <_KER_TC2_AUB65>:
    1724:	20 91 b6 00 	lds	r18, 0x00B6
    1728:	22 70       	andi	r18, 0x02	; 2
    172a:	e1 f7       	brne	.-8      	; 0x1724 <_KER_TC2_AUB65>

0000172c <_KER_TC2_BUB65>:
    172c:	20 91 b6 00 	lds	r18, 0x00B6
    1730:	21 70       	andi	r18, 0x01	; 1
    1732:	e1 f7       	brne	.-8      	; 0x172c <_KER_TC2_BUB65>

00001734 <_KER_OC2_AUB65>:
    1734:	20 91 b6 00 	lds	r18, 0x00B6
    1738:	28 70       	andi	r18, 0x08	; 8
    173a:	e1 f7       	brne	.-8      	; 0x1734 <_KER_OC2_AUB65>

0000173c <_KER_OC2_BUB65>:
    173c:	20 91 b6 00 	lds	r18, 0x00B6
    1740:	24 70       	andi	r18, 0x04	; 4
    1742:	e1 f7       	brne	.-8      	; 0x173c <_KER_OC2_BUB65>

00001744 <_KER_TC2_UB65>:
    1744:	20 91 b6 00 	lds	r18, 0x00B6
    1748:	20 71       	andi	r18, 0x10	; 16
    174a:	e1 f7       	brne	.-8      	; 0x1744 <_KER_TC2_UB65>

0000174c <_KER_TC2_TOV265>:
    174c:	20 91 37 00 	lds	r18, 0x0037
    1750:	21 70       	andi	r18, 0x01	; 1
    1752:	19 f0       	breq	.+6      	; 0x175a <_KER_TC2_OCF2A65>
    1754:	21 e0       	ldi	r18, 0x01	; 1
    1756:	20 93 37 00 	sts	0x0037, r18

0000175a <_KER_TC2_OCF2A65>:
    175a:	20 91 37 00 	lds	r18, 0x0037
    175e:	22 70       	andi	r18, 0x02	; 2
    1760:	19 f0       	breq	.+6      	; 0x1768 <_KER_TC2_OCF2B65>
    1762:	22 e0       	ldi	r18, 0x02	; 2
    1764:	20 93 37 00 	sts	0x0037, r18

00001768 <_KER_TC2_OCF2B65>:
    1768:	20 91 37 00 	lds	r18, 0x0037
    176c:	24 70       	andi	r18, 0x04	; 4
    176e:	19 f0       	breq	.+6      	; 0x1776 <_KER_TC2_INTEN65>
    1770:	24 e0       	ldi	r18, 0x04	; 4
    1772:	20 93 37 00 	sts	0x0037, r18

00001776 <_KER_TC2_INTEN65>:
    1776:	22 e0       	ldi	r18, 0x02	; 2
    1778:	20 93 70 00 	sts	0x0070, r18
    177c:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    177e:	08 95       	ret

00001780 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1780:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    1782:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    1784:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    1786:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    178a:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    178e:	a0 91 51 01 	lds	r26, 0x0151
    1792:	b0 91 52 01 	lds	r27, 0x0152
    1796:	2d b7       	in	r18, 0x3d	; 61
    1798:	3e b7       	in	r19, 0x3e	; 62
    179a:	2d 93       	st	X+, r18
    179c:	3d 93       	st	X+, r19
    179e:	ed 93       	st	X+, r30
    17a0:	fd 93       	st	X+, r31
    17a2:	a0 93 51 01 	sts	0x0151, r26
    17a6:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    17aa:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    17ac:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    17ae:	0e 94 36 0a 	call	0x146c	; 0x146c <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    17b2:	8e ed       	ldi	r24, 0xDE	; 222
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    17b4:	97 e1       	ldi	r25, 0x17	; 23
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    17b6:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    17b8:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    17ba:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    17bc:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    17c0:	a0 91 51 01 	lds	r26, 0x0151
    17c4:	b0 91 52 01 	lds	r27, 0x0152
    17c8:	fe 91       	ld	r31, -X
    17ca:	ee 91       	ld	r30, -X
    17cc:	3e 91       	ld	r19, -X
    17ce:	2e 91       	ld	r18, -X
    17d0:	2d bf       	out	0x3d, r18	; 61
    17d2:	3e bf       	out	0x3e, r19	; 62
    17d4:	a0 93 51 01 	sts	0x0151, r26
    17d8:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    17dc:	08 95       	ret

000017de <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    17de:	26 e0       	ldi	r18, 0x06	; 6
    17e0:	20 93 53 00 	sts	0x0053, r18
    17e4:	20 93 3b 01 	sts	0x013B, r18

000017e8 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    17e8:	20 91 7a 00 	lds	r18, 0x007A
    17ec:	2f 77       	andi	r18, 0x7F	; 127
    17ee:	20 93 7a 00 	sts	0x007A, r18
    17f2:	20 91 50 00 	lds	r18, 0x0050
    17f6:	20 68       	ori	r18, 0x80	; 128
    17f8:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    17fc:	20 91 53 00 	lds	r18, 0x0053
    1800:	21 60       	ori	r18, 0x01	; 1
    1802:	20 93 53 00 	sts	0x0053, r18
    1806:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1808:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <_IDLE_LOOP>

0000180c <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    180c:	0f 92       	push	r0
    180e:	0f b6       	in	r0, 0x3f	; 63
    1810:	f8 94       	cli
    1812:	0f 92       	push	r0
    1814:	1f 92       	push	r1
    1816:	11 24       	eor	r1, r1
    1818:	2f 92       	push	r2
    181a:	3f 92       	push	r3
    181c:	4f 92       	push	r4
    181e:	5f 92       	push	r5
    1820:	6f 92       	push	r6
    1822:	7f 92       	push	r7
    1824:	8f 92       	push	r8
    1826:	9f 92       	push	r9
    1828:	af 92       	push	r10
    182a:	bf 92       	push	r11
    182c:	cf 92       	push	r12
    182e:	df 92       	push	r13
    1830:	ef 92       	push	r14
    1832:	ff 92       	push	r15
    1834:	0f 93       	push	r16
    1836:	1f 93       	push	r17
    1838:	2f 93       	push	r18
    183a:	3f 93       	push	r19
    183c:	4f 93       	push	r20
    183e:	5f 93       	push	r21
    1840:	6f 93       	push	r22
    1842:	7f 93       	push	r23
    1844:	8f 93       	push	r24
    1846:	9f 93       	push	r25
    1848:	af 93       	push	r26
    184a:	bf 93       	push	r27
    184c:	cf 93       	push	r28
    184e:	df 93       	push	r29
    1850:	ef 93       	push	r30
    1852:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1854:	ed e3       	ldi	r30, 0x3D	; 61
    1856:	f1 e0       	ldi	r31, 0x01	; 1
    1858:	20 91 34 01 	lds	r18, 0x0134
    185c:	22 0f       	add	r18, r18
    185e:	e2 0f       	add	r30, r18
    1860:	20 e0       	ldi	r18, 0x00	; 0
    1862:	f2 1f       	adc	r31, r18
    1864:	2d b7       	in	r18, 0x3d	; 61
    1866:	3e b7       	in	r19, 0x3e	; 62
    1868:	20 83       	st	Z, r18
    186a:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    186c:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    186e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1870:	20 91 34 01 	lds	r18, 0x0134
    1874:	22 0f       	add	r18, r18
    1876:	e2 0f       	add	r30, r18
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    187c:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    187e:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1880:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1882:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1884:	20 91 34 01 	lds	r18, 0x0134
    1888:	e2 0f       	add	r30, r18
    188a:	20 e0       	ldi	r18, 0x00	; 0
    188c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    188e:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1890:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1892:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1894:	2f ef       	ldi	r18, 0xFF	; 255
    1896:	20 93 36 01 	sts	0x0136, r18
    189a:	20 e0       	ldi	r18, 0x00	; 0
    189c:	20 93 37 01 	sts	0x0137, r18
    18a0:	58 2f       	mov	r21, r24

000018a2 <_KER_SCH_LOOP78>:
    18a2:	20 93 34 01 	sts	0x0134, r18
    18a6:	85 2f       	mov	r24, r21
    18a8:	e3 e7       	ldi	r30, 0x73	; 115
    18aa:	f1 e0       	ldi	r31, 0x01	; 1
    18ac:	20 91 34 01 	lds	r18, 0x0134
    18b0:	22 0f       	add	r18, r18
    18b2:	e2 0f       	add	r30, r18
    18b4:	20 e0       	ldi	r18, 0x00	; 0
    18b6:	f2 1f       	adc	r31, r18
    18b8:	20 81       	ld	r18, Z
    18ba:	31 81       	ldd	r19, Z+1	; 0x01
    18bc:	42 2f       	mov	r20, r18
    18be:	43 2b       	or	r20, r19
    18c0:	59 f0       	breq	.+22     	; 0x18d8 <_VAL_NULL79>
    18c2:	81 30       	cpi	r24, 0x01	; 1
    18c4:	99 f0       	breq	.+38     	; 0x18ec <_VAL_NOT_NULL79>
    18c6:	41 e0       	ldi	r20, 0x01	; 1
    18c8:	24 1b       	sub	r18, r20
    18ca:	40 e0       	ldi	r20, 0x00	; 0
    18cc:	34 0b       	sbc	r19, r20
    18ce:	20 83       	st	Z, r18
    18d0:	31 83       	std	Z+1, r19	; 0x01
    18d2:	42 2f       	mov	r20, r18
    18d4:	43 2b       	or	r20, r19
    18d6:	51 f4       	brne	.+20     	; 0x18ec <_VAL_NOT_NULL79>

000018d8 <_VAL_NULL79>:
    18d8:	ef e5       	ldi	r30, 0x5F	; 95
    18da:	f1 e0       	ldi	r31, 0x01	; 1
    18dc:	20 91 34 01 	lds	r18, 0x0134
    18e0:	e2 0f       	add	r30, r18
    18e2:	20 e0       	ldi	r18, 0x00	; 0
    18e4:	f2 1f       	adc	r31, r18
    18e6:	81 e0       	ldi	r24, 0x01	; 1
    18e8:	80 83       	st	Z, r24
    18ea:	08 c0       	rjmp	.+16     	; 0x18fc <_EXIT_SLP_TIME79>

000018ec <_VAL_NOT_NULL79>:
    18ec:	ef e5       	ldi	r30, 0x5F	; 95
    18ee:	f1 e0       	ldi	r31, 0x01	; 1
    18f0:	20 91 34 01 	lds	r18, 0x0134
    18f4:	e2 0f       	add	r30, r18
    18f6:	20 e0       	ldi	r18, 0x00	; 0
    18f8:	f2 1f       	adc	r31, r18
    18fa:	80 81       	ld	r24, Z

000018fc <_EXIT_SLP_TIME79>:
    18fc:	81 30       	cpi	r24, 0x01	; 1
    18fe:	19 f0       	breq	.+6      	; 0x1906 <_KER_CALC_PRIO78>
    1900:	84 30       	cpi	r24, 0x04	; 4
    1902:	09 f0       	breq	.+2      	; 0x1906 <_KER_CALC_PRIO78>
    1904:	12 c0       	rjmp	.+36     	; 0x192a <_KER_SCH_NEXT78>

00001906 <_KER_CALC_PRIO78>:
    1906:	e9 e6       	ldi	r30, 0x69	; 105
    1908:	f1 e0       	ldi	r31, 0x01	; 1
    190a:	20 e0       	ldi	r18, 0x00	; 0
    190c:	80 91 34 01 	lds	r24, 0x0134
    1910:	e8 0f       	add	r30, r24
    1912:	f2 1f       	adc	r31, r18
    1914:	80 81       	ld	r24, Z
    1916:	20 91 36 01 	lds	r18, 0x0136
    191a:	82 17       	cp	r24, r18
    191c:	30 f4       	brcc	.+12     	; 0x192a <_KER_SCH_NEXT78>
    191e:	80 93 36 01 	sts	0x0136, r24
    1922:	20 91 34 01 	lds	r18, 0x0134
    1926:	20 93 37 01 	sts	0x0137, r18

0000192a <_KER_SCH_NEXT78>:
    192a:	20 91 34 01 	lds	r18, 0x0134
    192e:	23 95       	inc	r18
    1930:	30 91 35 01 	lds	r19, 0x0135
    1934:	23 17       	cp	r18, r19
    1936:	08 f4       	brcc	.+2      	; 0x193a <_KER_SCH_EXIT78>
    1938:	b4 cf       	rjmp	.-152    	; 0x18a2 <_KER_SCH_LOOP78>

0000193a <_KER_SCH_EXIT78>:
    193a:	20 91 37 01 	lds	r18, 0x0137
    193e:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1942:	ed e3       	ldi	r30, 0x3D	; 61
    1944:	f1 e0       	ldi	r31, 0x01	; 1
    1946:	20 91 34 01 	lds	r18, 0x0134
    194a:	22 0f       	add	r18, r18
    194c:	e2 0f       	add	r30, r18
    194e:	20 e0       	ldi	r18, 0x00	; 0
    1950:	f2 1f       	adc	r31, r18
    1952:	20 81       	ld	r18, Z
    1954:	31 81       	ldd	r19, Z+1	; 0x01
    1956:	2d bf       	out	0x3d, r18	; 61
    1958:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    195a:	ff 91       	pop	r31
    195c:	ef 91       	pop	r30
    195e:	df 91       	pop	r29
    1960:	cf 91       	pop	r28
    1962:	bf 91       	pop	r27
    1964:	af 91       	pop	r26
    1966:	9f 91       	pop	r25
    1968:	8f 91       	pop	r24
    196a:	7f 91       	pop	r23
    196c:	6f 91       	pop	r22
    196e:	5f 91       	pop	r21
    1970:	4f 91       	pop	r20
    1972:	3f 91       	pop	r19
    1974:	2f 91       	pop	r18
    1976:	1f 91       	pop	r17
    1978:	0f 91       	pop	r16
    197a:	ff 90       	pop	r15
    197c:	ef 90       	pop	r14
    197e:	df 90       	pop	r13
    1980:	cf 90       	pop	r12
    1982:	bf 90       	pop	r11
    1984:	af 90       	pop	r10
    1986:	9f 90       	pop	r9
    1988:	8f 90       	pop	r8
    198a:	7f 90       	pop	r7
    198c:	6f 90       	pop	r6
    198e:	5f 90       	pop	r5
    1990:	4f 90       	pop	r4
    1992:	3f 90       	pop	r3
    1994:	2f 90       	pop	r2
    1996:	1f 90       	pop	r1
    1998:	0f 90       	pop	r0
    199a:	0f be       	out	0x3f, r0	; 63
    199c:	0f 90       	pop	r0
    199e:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    19a0:	08 95       	ret

000019a2 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    19a2:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19a4:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19a6:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    19a8:	20 91 34 01 	lds	r18, 0x0134
    19ac:	22 0f       	add	r18, r18
    19ae:	e2 0f       	add	r30, r18
    19b0:	20 e0       	ldi	r18, 0x00	; 0
    19b2:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    19b4:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    19b6:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    19b8:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    19ba:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    19bc:	20 91 34 01 	lds	r18, 0x0134
    19c0:	e2 0f       	add	r30, r18
    19c2:	20 e0       	ldi	r18, 0x00	; 0
    19c4:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    19c6:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    19c8:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    19ca:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    19cc:	08 95       	ret

000019ce <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    19ce:	0f 92       	push	r0
    19d0:	0f b6       	in	r0, 0x3f	; 63
    19d2:	f8 94       	cli
    19d4:	0f 92       	push	r0
    19d6:	1f 92       	push	r1
    19d8:	11 24       	eor	r1, r1
    19da:	2f 92       	push	r2
    19dc:	3f 92       	push	r3
    19de:	4f 92       	push	r4
    19e0:	5f 92       	push	r5
    19e2:	6f 92       	push	r6
    19e4:	7f 92       	push	r7
    19e6:	8f 92       	push	r8
    19e8:	9f 92       	push	r9
    19ea:	af 92       	push	r10
    19ec:	bf 92       	push	r11
    19ee:	cf 92       	push	r12
    19f0:	df 92       	push	r13
    19f2:	ef 92       	push	r14
    19f4:	ff 92       	push	r15
    19f6:	0f 93       	push	r16
    19f8:	1f 93       	push	r17
    19fa:	2f 93       	push	r18
    19fc:	3f 93       	push	r19
    19fe:	4f 93       	push	r20
    1a00:	5f 93       	push	r21
    1a02:	6f 93       	push	r22
    1a04:	7f 93       	push	r23
    1a06:	8f 93       	push	r24
    1a08:	9f 93       	push	r25
    1a0a:	af 93       	push	r26
    1a0c:	bf 93       	push	r27
    1a0e:	cf 93       	push	r28
    1a10:	df 93       	push	r29
    1a12:	ef 93       	push	r30
    1a14:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1a16:	ed e3       	ldi	r30, 0x3D	; 61
    1a18:	f1 e0       	ldi	r31, 0x01	; 1
    1a1a:	20 91 34 01 	lds	r18, 0x0134
    1a1e:	22 0f       	add	r18, r18
    1a20:	e2 0f       	add	r30, r18
    1a22:	20 e0       	ldi	r18, 0x00	; 0
    1a24:	f2 1f       	adc	r31, r18
    1a26:	2d b7       	in	r18, 0x3d	; 61
    1a28:	3e b7       	in	r19, 0x3e	; 62
    1a2a:	20 83       	st	Z, r18
    1a2c:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a2e:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a30:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a32:	20 91 34 01 	lds	r18, 0x0134
    1a36:	e2 0f       	add	r30, r18
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1a3c:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a3e:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1a40:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1a42:	2f ef       	ldi	r18, 0xFF	; 255
    1a44:	20 93 36 01 	sts	0x0136, r18
    1a48:	20 e0       	ldi	r18, 0x00	; 0
    1a4a:	20 93 37 01 	sts	0x0137, r18
    1a4e:	58 2f       	mov	r21, r24

00001a50 <_KER_SCH_LOOP97>:
    1a50:	20 93 34 01 	sts	0x0134, r18
    1a54:	85 2f       	mov	r24, r21
    1a56:	e3 e7       	ldi	r30, 0x73	; 115
    1a58:	f1 e0       	ldi	r31, 0x01	; 1
    1a5a:	20 91 34 01 	lds	r18, 0x0134
    1a5e:	22 0f       	add	r18, r18
    1a60:	e2 0f       	add	r30, r18
    1a62:	20 e0       	ldi	r18, 0x00	; 0
    1a64:	f2 1f       	adc	r31, r18
    1a66:	20 81       	ld	r18, Z
    1a68:	31 81       	ldd	r19, Z+1	; 0x01
    1a6a:	42 2f       	mov	r20, r18
    1a6c:	43 2b       	or	r20, r19
    1a6e:	59 f0       	breq	.+22     	; 0x1a86 <_VAL_NULL98>
    1a70:	81 30       	cpi	r24, 0x01	; 1
    1a72:	99 f0       	breq	.+38     	; 0x1a9a <_VAL_NOT_NULL98>
    1a74:	41 e0       	ldi	r20, 0x01	; 1
    1a76:	24 1b       	sub	r18, r20
    1a78:	40 e0       	ldi	r20, 0x00	; 0
    1a7a:	34 0b       	sbc	r19, r20
    1a7c:	20 83       	st	Z, r18
    1a7e:	31 83       	std	Z+1, r19	; 0x01
    1a80:	42 2f       	mov	r20, r18
    1a82:	43 2b       	or	r20, r19
    1a84:	51 f4       	brne	.+20     	; 0x1a9a <_VAL_NOT_NULL98>

00001a86 <_VAL_NULL98>:
    1a86:	ef e5       	ldi	r30, 0x5F	; 95
    1a88:	f1 e0       	ldi	r31, 0x01	; 1
    1a8a:	20 91 34 01 	lds	r18, 0x0134
    1a8e:	e2 0f       	add	r30, r18
    1a90:	20 e0       	ldi	r18, 0x00	; 0
    1a92:	f2 1f       	adc	r31, r18
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	80 83       	st	Z, r24
    1a98:	08 c0       	rjmp	.+16     	; 0x1aaa <_EXIT_SLP_TIME98>

00001a9a <_VAL_NOT_NULL98>:
    1a9a:	ef e5       	ldi	r30, 0x5F	; 95
    1a9c:	f1 e0       	ldi	r31, 0x01	; 1
    1a9e:	20 91 34 01 	lds	r18, 0x0134
    1aa2:	e2 0f       	add	r30, r18
    1aa4:	20 e0       	ldi	r18, 0x00	; 0
    1aa6:	f2 1f       	adc	r31, r18
    1aa8:	80 81       	ld	r24, Z

00001aaa <_EXIT_SLP_TIME98>:
    1aaa:	81 30       	cpi	r24, 0x01	; 1
    1aac:	19 f0       	breq	.+6      	; 0x1ab4 <_KER_CALC_PRIO97>
    1aae:	84 30       	cpi	r24, 0x04	; 4
    1ab0:	09 f0       	breq	.+2      	; 0x1ab4 <_KER_CALC_PRIO97>
    1ab2:	12 c0       	rjmp	.+36     	; 0x1ad8 <_KER_SCH_NEXT97>

00001ab4 <_KER_CALC_PRIO97>:
    1ab4:	e9 e6       	ldi	r30, 0x69	; 105
    1ab6:	f1 e0       	ldi	r31, 0x01	; 1
    1ab8:	20 e0       	ldi	r18, 0x00	; 0
    1aba:	80 91 34 01 	lds	r24, 0x0134
    1abe:	e8 0f       	add	r30, r24
    1ac0:	f2 1f       	adc	r31, r18
    1ac2:	80 81       	ld	r24, Z
    1ac4:	20 91 36 01 	lds	r18, 0x0136
    1ac8:	82 17       	cp	r24, r18
    1aca:	30 f4       	brcc	.+12     	; 0x1ad8 <_KER_SCH_NEXT97>
    1acc:	80 93 36 01 	sts	0x0136, r24
    1ad0:	20 91 34 01 	lds	r18, 0x0134
    1ad4:	20 93 37 01 	sts	0x0137, r18

00001ad8 <_KER_SCH_NEXT97>:
    1ad8:	20 91 34 01 	lds	r18, 0x0134
    1adc:	23 95       	inc	r18
    1ade:	30 91 35 01 	lds	r19, 0x0135
    1ae2:	23 17       	cp	r18, r19
    1ae4:	08 f4       	brcc	.+2      	; 0x1ae8 <_KER_SCH_EXIT97>
    1ae6:	b4 cf       	rjmp	.-152    	; 0x1a50 <_KER_SCH_LOOP97>

00001ae8 <_KER_SCH_EXIT97>:
    1ae8:	20 91 37 01 	lds	r18, 0x0137
    1aec:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1af0:	ed e3       	ldi	r30, 0x3D	; 61
    1af2:	f1 e0       	ldi	r31, 0x01	; 1
    1af4:	20 91 34 01 	lds	r18, 0x0134
    1af8:	22 0f       	add	r18, r18
    1afa:	e2 0f       	add	r30, r18
    1afc:	20 e0       	ldi	r18, 0x00	; 0
    1afe:	f2 1f       	adc	r31, r18
    1b00:	20 81       	ld	r18, Z
    1b02:	31 81       	ldd	r19, Z+1	; 0x01
    1b04:	2d bf       	out	0x3d, r18	; 61
    1b06:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1b08:	ff 91       	pop	r31
    1b0a:	ef 91       	pop	r30
    1b0c:	df 91       	pop	r29
    1b0e:	cf 91       	pop	r28
    1b10:	bf 91       	pop	r27
    1b12:	af 91       	pop	r26
    1b14:	9f 91       	pop	r25
    1b16:	8f 91       	pop	r24
    1b18:	7f 91       	pop	r23
    1b1a:	6f 91       	pop	r22
    1b1c:	5f 91       	pop	r21
    1b1e:	4f 91       	pop	r20
    1b20:	3f 91       	pop	r19
    1b22:	2f 91       	pop	r18
    1b24:	1f 91       	pop	r17
    1b26:	0f 91       	pop	r16
    1b28:	ff 90       	pop	r15
    1b2a:	ef 90       	pop	r14
    1b2c:	df 90       	pop	r13
    1b2e:	cf 90       	pop	r12
    1b30:	bf 90       	pop	r11
    1b32:	af 90       	pop	r10
    1b34:	9f 90       	pop	r9
    1b36:	8f 90       	pop	r8
    1b38:	7f 90       	pop	r7
    1b3a:	6f 90       	pop	r6
    1b3c:	5f 90       	pop	r5
    1b3e:	4f 90       	pop	r4
    1b40:	3f 90       	pop	r3
    1b42:	2f 90       	pop	r2
    1b44:	1f 90       	pop	r1
    1b46:	0f 90       	pop	r0
    1b48:	0f be       	out	0x3f, r0	; 63
    1b4a:	0f 90       	pop	r0
    1b4c:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b4e:	08 95       	ret

00001b50 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1b50:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1b52:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1b54:	08 95       	ret

00001b56 <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1b56:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1b5a:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1b5c:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1b5e:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1b62:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1b66:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1b6a:	08 95       	ret

00001b6c <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1b6c:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1b6e:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1b70:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1b72:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1b74:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1b76:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1b78:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1b7a:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1b7c:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1b7e:	08 95       	ret

00001b80 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1b80:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1b82:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b84:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1b86:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1b88:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1b8a:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1b8c:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1b8e:	08 95       	ret

00001b90 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1b90:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    1b94:	08 95       	ret

00001b96 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1b96:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1b98:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1b9a:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1b9c:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1b9e:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1ba0:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1ba2:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1ba4:	08 95       	ret

00001ba6 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1ba6:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    1baa:	08 95       	ret

00001bac <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1bac:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1bb0:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1bb2:	08 95       	ret

00001bb4 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1bb4:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1bb8:	08 95       	ret

00001bba <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1bba:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    1bbe:	08 95       	ret

00001bc0 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1bc0:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1bc2:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1bc6:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1bc8:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1bcc:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1bce:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1bd2:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1bd4:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1bd8:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1bda:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1bde:	08 95       	ret

00001be0 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1be0:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1be2:	80 93 c6 00 	sts	0x00C6, r24

00001be6 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1be6:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1bea:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1bec:	fc cf       	rjmp	.-8      	; 0x1be6 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1bee:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1bf0:	08 95       	ret

00001bf2 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1bf2:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1bf4:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1bf6:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1bfa:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1bfc:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1c00:	08 95       	ret

00001c02 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1c02:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1c04:	80 93 c6 00 	sts	0x00C6, r24

00001c08 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1c08:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1c0c:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1c0e:	fc cf       	rjmp	.-8      	; 0x1c08 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1c10:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1c14:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1c16:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1c1a:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1c1c:	08 95       	ret

00001c1e <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c1e:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1c22:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1c24:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c26:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1c2a:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1c2c:	08 95       	ret

00001c2e <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1c2e:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1c32:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c34:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1c38:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c3a:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1c3e:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c42:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1c46:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1c4a:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c4c:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1c50:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1c54:	08 95       	ret

00001c56 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1c56:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1c58:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1c5a:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1c5c:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1c5e:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1c60:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c62:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1c66:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1c68:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1c6a:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1c6c:	08 95       	ret

00001c6e <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1c6e:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1c72:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1c74:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1c76:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1c78:	d1 f7       	brne	.-12     	; 0x1c6e <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1c7a:	08 95       	ret

00001c7c <__mulsi3>:
    1c7c:	62 9f       	mul	r22, r18
    1c7e:	d0 01       	movw	r26, r0
    1c80:	73 9f       	mul	r23, r19
    1c82:	f0 01       	movw	r30, r0
    1c84:	82 9f       	mul	r24, r18
    1c86:	e0 0d       	add	r30, r0
    1c88:	f1 1d       	adc	r31, r1
    1c8a:	64 9f       	mul	r22, r20
    1c8c:	e0 0d       	add	r30, r0
    1c8e:	f1 1d       	adc	r31, r1
    1c90:	92 9f       	mul	r25, r18
    1c92:	f0 0d       	add	r31, r0
    1c94:	83 9f       	mul	r24, r19
    1c96:	f0 0d       	add	r31, r0
    1c98:	74 9f       	mul	r23, r20
    1c9a:	f0 0d       	add	r31, r0
    1c9c:	65 9f       	mul	r22, r21
    1c9e:	f0 0d       	add	r31, r0
    1ca0:	99 27       	eor	r25, r25
    1ca2:	72 9f       	mul	r23, r18
    1ca4:	b0 0d       	add	r27, r0
    1ca6:	e1 1d       	adc	r30, r1
    1ca8:	f9 1f       	adc	r31, r25
    1caa:	63 9f       	mul	r22, r19
    1cac:	b0 0d       	add	r27, r0
    1cae:	e1 1d       	adc	r30, r1
    1cb0:	f9 1f       	adc	r31, r25
    1cb2:	bd 01       	movw	r22, r26
    1cb4:	cf 01       	movw	r24, r30
    1cb6:	11 24       	eor	r1, r1
    1cb8:	08 95       	ret

00001cba <__udivmodsi4>:
    1cba:	a1 e2       	ldi	r26, 0x21	; 33
    1cbc:	1a 2e       	mov	r1, r26
    1cbe:	aa 1b       	sub	r26, r26
    1cc0:	bb 1b       	sub	r27, r27
    1cc2:	fd 01       	movw	r30, r26
    1cc4:	0d c0       	rjmp	.+26     	; 0x1ce0 <__udivmodsi4_ep>

00001cc6 <__udivmodsi4_loop>:
    1cc6:	aa 1f       	adc	r26, r26
    1cc8:	bb 1f       	adc	r27, r27
    1cca:	ee 1f       	adc	r30, r30
    1ccc:	ff 1f       	adc	r31, r31
    1cce:	a2 17       	cp	r26, r18
    1cd0:	b3 07       	cpc	r27, r19
    1cd2:	e4 07       	cpc	r30, r20
    1cd4:	f5 07       	cpc	r31, r21
    1cd6:	20 f0       	brcs	.+8      	; 0x1ce0 <__udivmodsi4_ep>
    1cd8:	a2 1b       	sub	r26, r18
    1cda:	b3 0b       	sbc	r27, r19
    1cdc:	e4 0b       	sbc	r30, r20
    1cde:	f5 0b       	sbc	r31, r21

00001ce0 <__udivmodsi4_ep>:
    1ce0:	66 1f       	adc	r22, r22
    1ce2:	77 1f       	adc	r23, r23
    1ce4:	88 1f       	adc	r24, r24
    1ce6:	99 1f       	adc	r25, r25
    1ce8:	1a 94       	dec	r1
    1cea:	69 f7       	brne	.-38     	; 0x1cc6 <__udivmodsi4_loop>
    1cec:	60 95       	com	r22
    1cee:	70 95       	com	r23
    1cf0:	80 95       	com	r24
    1cf2:	90 95       	com	r25
    1cf4:	9b 01       	movw	r18, r22
    1cf6:	ac 01       	movw	r20, r24
    1cf8:	bd 01       	movw	r22, r26
    1cfa:	cf 01       	movw	r24, r30
    1cfc:	08 95       	ret

00001cfe <_exit>:
    1cfe:	f8 94       	cli

00001d00 <__stop_program>:
    1d00:	ff cf       	rjmp	.-2      	; 0x1d00 <__stop_program>
