<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MC/MCRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_3c463fb0a03f5ca9e2abd53334bc8356.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">MCRegisterInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="MCRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- MC/MCRegisterInfo.h - Target Register Description --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file describes an abstract interface used to get information about a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// target machines register file.  This information is used for a variety of</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// purposed, especially register allocation.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifndef LLVM_MC_MCREGISTERINFO_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define LLVM_MC_MCREGISTERINFO_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"></span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/// An unsigned integer type large enough to represent all physical registers,</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/// but not necessarily virtual registers.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">   29</a></span><span class="comment"></span><span class="keyword">using </span><a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> = uint16_t;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"></span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/// MCRegisterClass - Base class of TargetRegisterClass.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html">   32</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">   34</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">iterator</a> = <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>*;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#afb10dbb457e8263cdfae953b33001606">   35</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1MCRegisterClass.html#afb10dbb457e8263cdfae953b33001606">const_iterator</a> = <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>*;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">   37</a></span>  <span class="keyword">const</span> <a class="code hl_typedef" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">iterator</a> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">   38</a></span>  <span class="keyword">const</span> uint8_t *<span class="keyword">const</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">   39</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">NameIdx</a>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">   40</a></span>  <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">   41</a></span>  <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">   42</a></span>  <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">   43</a></span>  <span class="keyword">const</span> int8_t <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">   44</a></span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"></span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// getID() - Return the register class ID number.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">   48</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>; }</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">  /// begin/end - Return all of the registers in this class.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">   52</a></span><span class="comment"></span>  <a class="code hl_typedef" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">iterator</a>       <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>; }</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">   53</a></span>  <a class="code hl_typedef" href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">iterator</a>         <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a> + <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">  /// getNumRegs - Return the number of registers in this class.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">   57</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"></span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">  /// getRegister - Return the specified register in the class.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">   61</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">getRegister</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;Register number out of range!&quot;</span>);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>[i];</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  }</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"></span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">  /// contains - Return true if the specified register is included in this</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// register class.  This does not include virtual registers.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">   68</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="keywordtype">unsigned</span> InByte = <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> % 8;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keywordtype">unsigned</span> Byte = <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> / 8;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keywordflow">if</span> (Byte &gt;= <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>)</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keywordflow">return</span> (<a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>[Byte] &amp; (1 &lt;&lt; InByte)) != 0;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  }</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"></span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// contains - Return true if both registers are in this class.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad720b153c968f382aa19666fa24da45a">   77</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#ad720b153c968f382aa19666fa24da45a">contains</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(Reg1) &amp;&amp; <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(Reg2);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  }</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">  /// getCopyCost - Return the cost of copying a value between two registers in</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">  /// this class. A negative number means the register class is very expensive</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">  /// to copy e.g. status flag register classes.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">   84</a></span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">getCopyCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>; }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">  /// isAllocatable - Return true if this register class may be used to create</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">  /// virtual registers.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">   88</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">isAllocatable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>; }</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>};</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/// MCRegisterDesc - This record contains information about a particular</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/// register.  The SubRegs field is a zero terminated array of registers that</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/// are sub-registers of the specific register, e.g. AL, AH are sub-registers</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/// of AX. The SuperRegs field is a zero terminated array of registers that are</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/// super-registers of the specific register, e.g. RAX, EAX, are</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/// super-registers of AX.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">///</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html">   98</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">   99</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;      <span class="comment">// Printable name for the reg (for debugging)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">  100</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>;   <span class="comment">// Sub-register set, described above</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">  101</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>; <span class="comment">// Super-register set, described above</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="comment">// Offset into MCRI::SubRegIndices of a list of sub-register indices for each</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="comment">// sub-register in SubRegs.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">  105</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// RegUnits - Points to the list of register units. The low 4 bits holds the</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// Scale, the high bits hold an offset into DiffLists. See MCRegUnitIterator.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">  109</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"></span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">  /// Index into list with lane mask sequences. The sequence contains a lanemask</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// for every register unit.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">  113</a></span><span class="comment"></span>  uint16_t <a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">RegUnitLaneMasks</a>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>};</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"></span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/// MCRegisterInfo base class - We assume that the target defines a static</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/// array of MCRegisterDesc objects that represent all of the machine</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/// registers that the target has.  As such, we simply have to track a pointer</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/// to this array so that we can turn register number into a register</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/// descriptor.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">///</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/// Note this class is designed to be a base class of TargetRegisterInfo, which</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/// is the interface used by codegen. However, specific targets *should never*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/// specialize this class. MCRegisterInfo should only contain getters to access</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/// TableGen generated physical register data. It must not be extended with</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/// virtual methods.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">///</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html">  128</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> {</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">  130</a></span>  <span class="keyword">using </span><a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> = <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">  /// DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">  /// performed with a binary search.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">  134</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">  135</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">  136</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">  138</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">operator&lt;</a>(<a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> RHS)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a> &lt; RHS.<a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>; }</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  };</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">  /// index, -1 in any being invalid.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">  143</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">  144</a></span>    uint16_t <a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">  145</a></span>    uint16_t <a class="code hl_variable" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  };</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *Desc;                 <span class="comment">// Pointer to the descriptor array</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="keywordtype">unsigned</span> NumRegs;                           <span class="comment">// Number of entries in the array</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordtype">unsigned</span> RAReg;                             <span class="comment">// Return address register</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordtype">unsigned</span> PCReg;                             <span class="comment">// Program counter register</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Classes;             <span class="comment">// Pointer to the regclass array</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="keywordtype">unsigned</span> NumClasses;                        <span class="comment">// Number of entries in the array</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordtype">unsigned</span> NumRegUnits;                       <span class="comment">// Number of regunits.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> (*RegUnitRoots)[2];         <span class="comment">// Pointer to regunit root table.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *DiffLists;                 <span class="comment">// Pointer to the difflists array</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RegUnitMaskSequences;    <span class="comment">// Pointer to lane mask sequences</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                              <span class="comment">// for register units.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *RegStrings;                     <span class="comment">// Pointer to the string table.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *RegClassStrings;                <span class="comment">// Pointer to the class strings.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keyword">const</span> uint16_t *SubRegIndices;              <span class="comment">// Pointer to the subreg lookup</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                                              <span class="comment">// array.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubRegIdxRanges;   <span class="comment">// Pointer to the subreg covered</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                              <span class="comment">// bit ranges array.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">unsigned</span> NumSubRegIndices;                  <span class="comment">// Number of subreg indices.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keyword">const</span> uint16_t *RegEncodingTable;           <span class="comment">// Pointer to array of register</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                              <span class="comment">// encodings.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">unsigned</span> L2DwarfRegsSize;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordtype">unsigned</span> EHL2DwarfRegsSize;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">unsigned</span> Dwarf2LRegsSize;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keywordtype">unsigned</span> EHDwarf2LRegsSize;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *L2DwarfRegs;        <span class="comment">// LLVM to Dwarf regs mapping</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHL2DwarfRegs;      <span class="comment">// LLVM to Dwarf regs mapping EH</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Dwarf2LRegs;        <span class="comment">// Dwarf to LLVM regs mapping</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHDwarf2LRegs;      <span class="comment">// Dwarf to LLVM regs mapping EH</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, int&gt;</a> L2SEHRegs;          <span class="comment">// LLVM to SEH regs mapping</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, int&gt;</a> L2CVRegs;           <span class="comment">// LLVM to CV regs mapping</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// DiffListIterator - Base iterator class that can traverse the</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// differentially encoded register and regunit lists in DiffLists.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// Don&#39;t use this class directly, use one of the specialized sub-classes</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// defined below.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">  186</a></span><span class="comment"></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a> {</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    uint16_t Val = 0;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *List = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">    /// Create an invalid iterator. Call init() to point to something useful.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aecf61d672afae577fa3ebee6cafddb2a">  192</a></span><span class="comment"></span>    <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aecf61d672afae577fa3ebee6cafddb2a">DiffListIterator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"></span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">    /// init - Point the iterator to InitVal, decoding subsequent values from</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">    /// DiffList. The iterator will initially point to InitVal, sub-classes are</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">    /// responsible for skipping the seed value if it is not part of the list.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">  197</a></span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(<a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> InitVal, <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *DiffList) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      Val = InitVal;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      List = DiffList;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">    /// advance - Move to the next list position, return the applied</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">    /// differential. This function does not detect the end of the list, that</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">    /// is the caller&#39;s responsibility (by checking for a 0 return value).</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">  205</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">advance</a>() {</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> = *List++;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      Val += <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    }</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">    /// isValid - returns true if this iterator is not yet at the end.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">  214</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> List; }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">    /// Dereference the iterator to get the value at the current position.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a38d165e30c2f9938fa5ff1c0addefefc">  217</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a38d165e30c2f9938fa5ff1c0addefefc">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Val; }</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">    /// Pre-increment to move to the next position.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">  220</a></span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">operator++</a>() {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      <span class="comment">// The end of the list is encoded as a 0 differential.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">advance</a>())</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        List = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  };</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">// These iterators are allowed to sub-class DiffListIterator and access</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="comment">// internal list pointers.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">  229</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">  230</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">  231</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">  232</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">  233</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">  234</a></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// Initialize MCRegisterInfo, called by TableGen</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// auto-generated routines. *DO NOT USE*.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">  238</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <span class="keywordtype">unsigned</span> NR, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                          <span class="keywordtype">unsigned</span> PC,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                          <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> (*RURoots)[2],</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                          <span class="keywordtype">unsigned</span> NRU,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                          <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *DL,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RUMS,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                          <span class="keyword">const</span> <span class="keywordtype">char</span> *Strings,</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                          <span class="keyword">const</span> <span class="keywordtype">char</span> *ClassStrings,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                          <span class="keyword">const</span> uint16_t *SubIndices,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                          <span class="keywordtype">unsigned</span> NumIndices,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                          <span class="keyword">const</span> uint16_t *RET) {</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    Desc = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    NumRegs = NR;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    RAReg = <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    PCReg = PC;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    Classes = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    DiffLists = DL;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    RegUnitMaskSequences = RUMS;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    RegStrings = Strings;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    RegClassStrings = ClassStrings;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    NumClasses = <a class="code hl_define" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    RegUnitRoots = RURoots;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    NumRegUnits = NRU;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    SubRegIndices = SubIndices;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    NumSubRegIndices = NumIndices;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    SubRegIdxRanges = SubIdxRanges;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    RegEncodingTable = RET;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <span class="comment">// Initialize DWARF register mapping variables</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    EHL2DwarfRegs = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    EHL2DwarfRegsSize = 0;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    L2DwarfRegs = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    L2DwarfRegsSize = 0;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    EHDwarf2LRegs = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    EHDwarf2LRegsSize = 0;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    Dwarf2LRegs = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    Dwarf2LRegsSize = 0;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"></span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">  /// Used to initialize LLVM register to Dwarf</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// *DO NOT USE*.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">  282</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                              <span class="keywordtype">bool</span> isEH) {</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="keywordflow">if</span> (isEH) {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      EHL2DwarfRegs = Map;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>      EHL2DwarfRegsSize = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      L2DwarfRegs = Map;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      L2DwarfRegsSize = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    }</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  }</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"></span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  /// Used to initialize Dwarf register to LLVM</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// *DO NOT USE*.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">  296</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                              <span class="keywordtype">bool</span> isEH) {</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">if</span> (isEH) {</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      EHDwarf2LRegs = Map;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      EHDwarf2LRegsSize = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      Dwarf2LRegs = Map;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      Dwarf2LRegsSize = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    }</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"></span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// number mapping. By default the SEH register number is just the same</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// as the LLVM register number.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  /// FIXME: TableGen these numbers. Currently this requires target specific</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">  /// initialization code.</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">  312</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a>(<span class="keywordtype">unsigned</span> LLVMReg, <span class="keywordtype">int</span> SEHReg) {</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    L2SEHRegs[LLVMReg] = SEHReg;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  }</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a0fb1a5d3a84e42014f1897299a16bff5">  316</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a0fb1a5d3a84e42014f1897299a16bff5">mapLLVMRegToCVReg</a>(<span class="keywordtype">unsigned</span> LLVMReg, <span class="keywordtype">int</span> CVReg) {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    L2CVRegs[LLVMReg] = CVReg;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  }</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"></span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  /// This method should return the register where the return</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  /// address can be found.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a758d45bde370f01301aa10897a511267">  322</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a758d45bde370f01301aa10897a511267">getRARegister</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">return</span> RAReg;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  }</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"></span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">  /// Return the register which is the program counter.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a95b3ba52641c77bef4b20630b1726863">  327</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a95b3ba52641c77bef4b20630b1726863">getProgramCounter</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="keywordflow">return</span> PCReg;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a2a0dedb67ba91848b86fa102fddfd618">  331</a></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a2a0dedb67ba91848b86fa102fddfd618">operator[]</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegNo &lt; NumRegs &amp;&amp;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>           <span class="stringliteral">&quot;Attempting to access record for invalid register number!&quot;</span>);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keywordflow">return</span> Desc[RegNo];</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  }</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"></span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">  /// Provide a get method, equivalent to [], but more useful with a</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">  /// pointer to this object.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">  339</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a2a0dedb67ba91848b86fa102fddfd618">operator[]</a>(RegNo);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"></span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">  /// Returns the physical register number of sub-register &quot;Index&quot;</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">  /// for physical register RegNo. Return zero if the sub-register does not</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">  /// exist.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">getSubReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"></span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">  /// Return a super-register of the specified register</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">  /// Reg so its sub-register of index SubIdx is Reg.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">getMatchingSuperReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">  /// For a given register pair, return the sub-register index</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">  /// if the second register is a sub-register of the first. Return zero</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">  /// otherwise.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">getSubRegIndex</a>(<span class="keywordtype">unsigned</span> RegNo, <span class="keywordtype">unsigned</span> SubRegNo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"></span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">  /// Get the size of the bit range covered by a sub-register index.</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">  /// If the index isn&#39;t continuous, return the sum of the sizes of its parts.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">  /// If the index is used to access subregisters of different sizes, return -1.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"></span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  /// Get the offset of the bit range covered by a sub-register index.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">  /// If an Offset doesn&#39;t make sense (the index isn&#39;t continuous, or is used to</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">  /// access sub-registers at different offsets), return -1.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"></span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  /// Return the human-readable symbolic target-specific name for the</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  /// specified physical register.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a18f9f0154c80de900cd576f4c4419b9a">  370</a></span><span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a18f9f0154c80de900cd576f4c4419b9a">getName</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <span class="keywordflow">return</span> RegStrings + <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(RegNo).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"></span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">  /// Return the number of registers this target has (useful for</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">  /// sizing arrays holding per register information)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">  376</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">return</span> NumRegs;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  }</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"></span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">  /// Return the number of sub-register indices</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">  /// understood by the target. Index 0 is reserved for the no-op sub-register,</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">  383</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordflow">return</span> NumSubRegIndices;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"></span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">  /// Return the number of (native) register units in the</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">  /// target. Register units are numbered from 0 to getNumRegUnits() - 1. They</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">  /// can be accessed through MCRegUnitIterator defined below.</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">  390</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="keywordflow">return</span> NumRegUnits;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  }</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"></span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">  /// Map a target register to an equivalent dwarf register</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">  /// number.  Returns -1 if there is no equivalent value.  The second</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">  /// parameter allows targets to use different numberings for EH info and</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">  /// debugging info.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#acc77c06476fcf00d4f1d9640c1d52936">getDwarfRegNum</a>(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"></span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">  /// Map a dwarf register back to a target register.</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a67c7a47fd291f4fe6e4f6ca1d74076b1">getLLVMRegNum</a>(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"></span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">  /// Map a DWARF EH register back to a target register (same as</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">  /// getLLVMRegNum(RegNum, true)) but return -1 if there is no mapping,</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">  /// rather than asserting that there must be one.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a6f7f9ba254052c7b6f35b12ab3d0057b">getLLVMRegNumFromEH</a>(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"></span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">  /// Map a target EH register number to an equivalent DWARF register</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  /// number.</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a>(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"></span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">  /// Map a target register to an equivalent SEH register</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">  /// number.  Returns LLVM register number if there is no equivalent value.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a41bd0098e31934143f6ed3b6ffd6a396">getSEHRegNum</a>(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  /// Map a target register to an equivalent CodeView register</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// number.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ac6d47ea791e35a4c416ce8808b4c9e97">getCodeViewRegNum</a>(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">  420</a></span>  <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes; }</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">  421</a></span>  <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">regclass_iterator</a> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes+NumClasses; }</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a3cec2db86fe526dfbe229a598ea82e1b">  422</a></span>  <a class="code hl_class" href="classllvm_1_1iterator__range.html">iterator_range&lt;regclass_iterator&gt;</a> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a3cec2db86fe526dfbe229a598ea82e1b">regclasses</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a>(), <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a>());</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  }</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">  426</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a>()-<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a>());</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"></span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">  /// Returns the register class associated with the enumeration</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// value.  See class MCOperandInfo.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">  432</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a>() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="keywordflow">return</span> Classes[i];</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a79e43db4fcb1d498e1b95b7b8210ebc7">  437</a></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a79e43db4fcb1d498e1b95b7b8210ebc7">getRegClassName</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="keywordflow">return</span> RegClassStrings + Class-&gt;NameIdx;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"></span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">   /// Returns the encoding for RegNo</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a029da69ffba4f664aced49a411513dd5">  442</a></span><span class="comment"></span>  uint16_t <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a029da69ffba4f664aced49a411513dd5">getEncodingValue</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegNo &lt; NumRegs &amp;&amp;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>           <span class="stringliteral">&quot;Attempting to get encoding for invalid register number!&quot;</span>);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="keywordflow">return</span> RegEncodingTable[RegNo];</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"></span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">  /// Returns true if RegB is a sub-register of RegA.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">  449</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">isSubRegister</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(RegB, RegA);</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  }</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"></span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">  /// Returns true if RegB is a super-register of RegA.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"></span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">  /// Returns true if RegB is a sub-register of RegA or if RegB == RegA.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">  457</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">isSubRegisterEq</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">isSuperRegisterEq</a>(RegB, RegA);</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  }</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"></span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">  /// Returns true if RegB is a super-register of RegA or if</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">  /// RegB == RegA.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">  463</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">isSuperRegisterEq</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <span class="keywordflow">return</span> RegA == RegB || <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(RegA, RegB);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  }</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"></span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">  /// Returns true if RegB is a super-register or sub-register of RegA</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">  /// or if RegB == RegA.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a781d64d5443c044effe93759425e2bc5">  469</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a781d64d5443c044effe93759425e2bc5">isSuperOrSubRegisterEq</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">isSubRegisterEq</a>(RegA, RegB) || <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">isSuperRegister</a>(RegA, RegB);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  }</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>};</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">//                          Register List Iterators</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// MCRegisterInfo provides lists of super-registers, sub-registers, and</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// aliasing registers. Use these iterator classes to traverse the lists.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"></span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/// MCSubRegIterator enumerates all sub-registers of Reg.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html">  483</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">  485</a></span>  <a class="code hl_function" href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">MCSubRegIterator</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                     <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="comment">// Initially, the iterator points to Reg itself.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="keywordflow">if</span> (!IncludeSelf)</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>      ++*<span class="keyword">this</span>;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  }</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>};</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"></span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/// Iterator that enumerates the sub-registers of a Reg and the associated</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/// sub-register indices.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html">  496</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a> {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SRIter;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keyword">const</span> uint16_t *SRIndex;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">  /// Constructs an iterator that traverses subregisters and their</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">  /// associated subregister indices.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a5fee6fb3b0267a517f004ebfb1263015">  503</a></span><span class="comment"></span>  <a class="code hl_function" href="classllvm_1_1MCSubRegIndexIterator.html#a5fee6fb3b0267a517f004ebfb1263015">MCSubRegIndexIterator</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    : SRIter(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI) {</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    SRIndex = MCRI-&gt;SubRegIndices + MCRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  }</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"></span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">  /// Returns current sub-register.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#aa4495c183fa9ad15daefa50743c3c705">  509</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCSubRegIndexIterator.html#aa4495c183fa9ad15daefa50743c3c705">getSubReg</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keywordflow">return</span> *SRIter;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  }</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"></span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">  /// Returns sub-register index of the current sub-register.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">  514</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">getSubRegIndex</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>    <span class="keywordflow">return</span> *SRIndex;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  }</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"></span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">  /// Returns true if this iterator is not yet at the end.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">  519</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SRIter.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"></span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">  /// Moves to the next position.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">  522</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">operator++</a>() {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    ++SRIter;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    ++SRIndex;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  }</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>};</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"></span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/// MCSuperRegIterator enumerates all super-registers of Reg.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html">  530</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html#adbee8a25172d9cbc59e84b502c09ea3c">  532</a></span>  <a class="code hl_function" href="classllvm_1_1MCSuperRegIterator.html#adbee8a25172d9cbc59e84b502c09ea3c">MCSuperRegIterator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">  534</a></span>  <a class="code hl_function" href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">MCSuperRegIterator</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>                     <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <span class="comment">// Initially, the iterator points to Reg itself.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">if</span> (!IncludeSelf)</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>      ++*<span class="keyword">this</span>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  }</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>};</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// Definition for isSuperRegister. Put it down here since it needs the</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// iterator defined above in addition to the MCRegisterInfo class itself.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">  545</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">MCRegisterInfo::isSuperRegister</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const</span>{</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegA, <span class="keyword">this</span>); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keywordflow">if</span> (*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RegB)</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>}</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//                               Register Units</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// Register units are used to compute register aliasing. Every register has at</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// least one register unit, but it can have more. Two registers overlap if and</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// only if they have a common register unit.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">//</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// A target with a complicated sub-register structure will typically have many</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// fewer register units than actual registers. MCRI::getNumRegUnits() returns</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// the number of register units in the target.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// MCRegUnitIterator enumerates a list of register units for Reg. The list is</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// in ascending numerical order.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html">  566</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">  /// MCRegUnitIterator - Create an iterator that traverses the register units</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">  /// in Reg.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html#a5c194ae78ee5dd3688b5adffa66e3589">  570</a></span><span class="comment"></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitIterator.html#a5c194ae78ee5dd3688b5adffa66e3589">MCRegUnitIterator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">  572</a></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">MCRegUnitIterator</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &amp;&amp; <span class="stringliteral">&quot;Null register has no regunits&quot;</span>);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="comment">// Decode the RegUnits MCRegisterDesc field.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keywordtype">unsigned</span> RU = MCRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="keywordtype">unsigned</span> Scale = RU &amp; 15;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordtype">unsigned</span> Offset = RU &gt;&gt; 4;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="comment">// Initialize the iterator to Reg * Scale, and the List pointer to</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <span class="comment">// DiffLists + Offset.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> * Scale, MCRI-&gt;DiffLists + Offset);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <span class="comment">// That may not be a valid unit, we need to advance by one to get the real</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>    <span class="comment">// unit number. The first differential can be 0 which would normally</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>    <span class="comment">// terminate the list, but since we know every register has at least one</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <span class="comment">// unit, we can allow a 0 differential here.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">advance</a>();</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  }</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>};</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"></span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/// MCRegUnitMaskIterator enumerates a list of register units and their</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/// associated lane masks for Reg. The register units are in ascending</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/// numerical order.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html">  594</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> {</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUIter;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *MaskListIter;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#a3053d971d351e67f85b59924c212a0d2">  599</a></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#a3053d971d351e67f85b59924c212a0d2">MCRegUnitMaskIterator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"></span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">  /// Constructs an iterator that traverses the register units and their</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">  /// associated LaneMasks in Reg.</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#af90b8558c6c74f570017635c438a087b">  603</a></span><span class="comment"></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#af90b8558c6c74f570017635c438a087b">MCRegUnitMaskIterator</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI)</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    : RUIter(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, MCRI) {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>      uint16_t <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = MCRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">get</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code hl_variable" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">RegUnitLaneMasks</a>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      MaskListIter = &amp;MCRI-&gt;RegUnitMaskSequences[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>];</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"></span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">  /// Returns a (RegUnit, LaneMask) pair.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#ae0bf500e34efd04df951381e4165959b">  610</a></span><span class="comment"></span>  std::pair&lt;unsigned,LaneBitmask&gt; <a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#ae0bf500e34efd04df951381e4165959b">operator*</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="keywordflow">return</span> std::make_pair(*RUIter, *MaskListIter);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  }</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"></span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">  /// Returns true if this iterator is not yet at the end.</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">  615</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RUIter.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"></span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">  /// Moves to the next position.</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">  618</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">operator++</a>() {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    ++MaskListIter;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    ++RUIter;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  }</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>};</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// Each register unit has one or two root registers. The complete set of</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// registers containing a register unit is the union of the roots and their</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// super-registers. All registers aliasing Unit can be visited like this:</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//     for (MCSuperRegIterator SI(*RI, MCRI, true); SI.isValid(); ++SI)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//       visit(*SI);</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//    }</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"></span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/// MCRegUnitRootIterator enumerates the root registers of a register unit.</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html">  634</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  uint16_t Reg0 = 0;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  uint16_t Reg1 = 0;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a00eb0a97b766490e5b7044366a7b1f5f">  639</a></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#a00eb0a97b766490e5b7044366a7b1f5f">MCRegUnitRootIterator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">  641</a></span>  <a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">MCRegUnitRootIterator</a>(<span class="keywordtype">unsigned</span> RegUnit, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; <span class="stringliteral">&quot;Invalid register unit&quot;</span>);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    Reg0 = MCRI-&gt;RegUnitRoots[RegUnit][0];</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    Reg1 = MCRI-&gt;RegUnitRoots[RegUnit][1];</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  }</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"></span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">  /// Dereference to get the current root register.</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">  648</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">operator*</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="keywordflow">return</span> Reg0;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  }</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"></span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">  /// Check if the iterator is at the end of the list.</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">  653</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="keywordflow">return</span> Reg0;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  }</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"></span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">  /// Preincrement to move to the next root register.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">  658</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">operator++</a>() {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    Reg0 = Reg1;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    Reg1 = 0;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  }</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>};</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"></span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/// MCRegAliasIterator enumerates all registers aliasing Reg.  If IncludeSelf is</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/// set, Reg itself is included in the list.  This iterator does not guarantee</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/// any ordering or that entries are unique.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html">  668</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> {</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordtype">unsigned</span> Reg;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="keywordtype">bool</span> IncludeSelf;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RI;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> RRI;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SI;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">  679</a></span>  <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">MCRegAliasIterator</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                     <span class="keywordtype">bool</span> IncludeSelf)</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    : Reg(Reg), MCRI(MCRI), IncludeSelf(IncludeSelf) {</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <span class="comment">// Initialize the iterators.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">for</span> (RI = <a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(Reg, MCRI); RI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++RI) {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>      <span class="keywordflow">for</span> (RRI = <a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI); RRI.<a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++RRI) {</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        <span class="keywordflow">for</span> (<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = <a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>); <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid(); ++<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) {</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>          <span class="keywordflow">if</span> (!(!IncludeSelf &amp;&amp; Reg == *<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>))</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>            <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>        }</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>      }</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    }</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  }</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">  693</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#aa01ea20c7bf1f215ec95ea9da943f1c6">  695</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#aa01ea20c7bf1f215ec95ea9da943f1c6">operator*</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot dereference an invalid iterator.&quot;</span>);</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <span class="keywordflow">return</span> *<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  }</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">  700</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">advance</a>() {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <span class="comment">// Assuming SI is valid.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    ++<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid()) <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    ++RRI;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="keywordflow">if</span> (RRI.<a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>()) {</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>      <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = <a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    }</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    ++RI;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>()) {</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>      RRI = <a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI);</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>      <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = <a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    }</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  }</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">  718</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">operator++</a>() {</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <span class="keywordflow">do</span> <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">advance</a>();</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keywordflow">while</span> (!IncludeSelf &amp;&amp; <a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>() &amp;&amp; *<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> == Reg);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  }</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>};</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_MC_MCREGISTERINFO_H</span></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a9cb3a7d37a9414f3dc2cdca773d6dee6"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen.</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06142">SIInstrInfo.cpp:6142</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_a54ce2f65ac576478b6d8b6033568ba30"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">llvm::MCRegAliasIterator::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00700">MCRegisterInfo.h:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_a763600beb640b434f5a9d56009ee4114"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">llvm::MCRegAliasIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00718">MCRegisterInfo.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_a7fe14e4b9789bc5fe41dcb51965706c8"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">llvm::MCRegAliasIterator::MCRegAliasIterator</a></div><div class="ttdeci">MCRegAliasIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00679">MCRegisterInfo.h:679</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_aa01ea20c7bf1f215ec95ea9da943f1c6"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#aa01ea20c7bf1f215ec95ea9da943f1c6">llvm::MCRegAliasIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00695">MCRegisterInfo.h:695</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00566">MCRegisterInfo.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html_a5c194ae78ee5dd3688b5adffa66e3589"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html#a5c194ae78ee5dd3688b5adffa66e3589">llvm::MCRegUnitIterator::MCRegUnitIterator</a></div><div class="ttdeci">MCRegUnitIterator()=default</div><div class="ttdoc">MCRegUnitIterator - Create an iterator that traverses the register units in Reg.</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html_aec393cc93b9ece9a6feadbf493d80f4c"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">llvm::MCRegUnitIterator::MCRegUnitIterator</a></div><div class="ttdeci">MCRegUnitIterator(unsigned Reg, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00572">MCRegisterInfo.h:572</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00594">MCRegisterInfo.h:594</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_a3053d971d351e67f85b59924c212a0d2"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a3053d971d351e67f85b59924c212a0d2">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator</a></div><div class="ttdeci">MCRegUnitMaskIterator()=default</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00615">MCRegisterInfo.h:615</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_aba6a905204ce0f827ce747020530975f"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#aba6a905204ce0f827ce747020530975f">llvm::MCRegUnitMaskIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Moves to the next position.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00618">MCRegisterInfo.h:618</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_ae0bf500e34efd04df951381e4165959b"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#ae0bf500e34efd04df951381e4165959b">llvm::MCRegUnitMaskIterator::operator*</a></div><div class="ttdeci">std::pair&lt; unsigned, LaneBitmask &gt; operator*() const</div><div class="ttdoc">Returns a (RegUnit, LaneMask) pair.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00610">MCRegisterInfo.h:610</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_af90b8558c6c74f570017635c438a087b"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#af90b8558c6c74f570017635c438a087b">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator</a></div><div class="ttdeci">MCRegUnitMaskIterator(unsigned Reg, const MCRegisterInfo *MCRI)</div><div class="ttdoc">Constructs an iterator that traverses the register units and their associated LaneMasks in Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00603">MCRegisterInfo.h:603</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_a00eb0a97b766490e5b7044366a7b1f5f"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a00eb0a97b766490e5b7044366a7b1f5f">llvm::MCRegUnitRootIterator::MCRegUnitRootIterator</a></div><div class="ttdeci">MCRegUnitRootIterator()=default</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_a26091e7aa33c8216eac3f9b36325fe0e"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a26091e7aa33c8216eac3f9b36325fe0e">llvm::MCRegUnitRootIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const</div><div class="ttdoc">Dereference to get the current root register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00648">MCRegisterInfo.h:648</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_a9fa31f1756d3d91f70bd18d6743d70e2"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">llvm::MCRegUnitRootIterator::MCRegUnitRootIterator</a></div><div class="ttdeci">MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00641">MCRegisterInfo.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_ab0db6d33fe274ffa971d57ed7861af95"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">llvm::MCRegUnitRootIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Preincrement to move to the next root register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00658">MCRegisterInfo.h:658</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00653">MCRegisterInfo.h:653</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00032">MCRegisterInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a01c82e023d72eda9e5dc3909e8fdcff2"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">llvm::MCRegisterClass::Allocatable</a></div><div class="ttdeci">const bool Allocatable</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00044">MCRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a13b668dfdde073e843400eacff4e9188"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a13b668dfdde073e843400eacff4e9188">llvm::MCRegisterClass::NameIdx</a></div><div class="ttdeci">const uint32_t NameIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00039">MCRegisterInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a2e62a0441086f18af773153241b2df44"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">getID() - Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00048">MCRegisterInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a46baa0c512639be98bd9e54fa5c5c0a5"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a46baa0c512639be98bd9e54fa5c5c0a5">llvm::MCRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">isAllocatable - Return true if this register class may be used to create virtual registers.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00088">MCRegisterInfo.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a4be165c965fe3d2fdf1f3809ddb226d0"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00068">MCRegisterInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a586c359a2e802ecdaa02c33663ef6542"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a586c359a2e802ecdaa02c33663ef6542">llvm::MCRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00034">MCRegisterInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a880c6fef0e8ef11412a3dcceb4d606d7"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">llvm::MCRegisterClass::ID</a></div><div class="ttdeci">const uint16_t ID</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00042">MCRegisterInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a914a43f0a5015c097a33567d0915b829"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">llvm::MCRegisterClass::RegSetSize</a></div><div class="ttdeci">const uint16_t RegSetSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00041">MCRegisterInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ab3e36b5a127a81ce85422157ebb4049a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ab3e36b5a127a81ce85422157ebb4049a">llvm::MCRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">getNumRegs - Return the number of registers in this class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00057">MCRegisterInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ac33acd2efcc170ca04a2229d8c365629"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ac33acd2efcc170ca04a2229d8c365629">llvm::MCRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">getRegister - Return the specified register in the class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00061">MCRegisterInfo.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_acd76087d4ef26ee84843162fe508b606"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#acd76087d4ef26ee84843162fe508b606">llvm::MCRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00052">MCRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ad19f5f9b6ec38f68dff4186e01fd544e"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">llvm::MCRegisterClass::RegSet</a></div><div class="ttdeci">const uint8_t *const RegSet</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00038">MCRegisterInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ad720b153c968f382aa19666fa24da45a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad720b153c968f382aa19666fa24da45a">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg1, unsigned Reg2) const</div><div class="ttdoc">contains - Return true if both registers are in this class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00077">MCRegisterInfo.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_aed8be8a31de5f5e1a7233cf88ec67027"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">llvm::MCRegisterClass::RegsBegin</a></div><div class="ttdeci">const iterator RegsBegin</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00037">MCRegisterInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_aee857c8ace16151063b1e57e3f8208c3"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aee857c8ace16151063b1e57e3f8208c3">llvm::MCRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const</div><div class="ttdoc">getCopyCost - Return the cost of copying a value between two registers in this class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00084">MCRegisterInfo.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_af3a3e0220e065a66cab155a3cab82512"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af3a3e0220e065a66cab155a3cab82512">llvm::MCRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00053">MCRegisterInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_af5b822b1c0a4d19f19a6ff7bb6566052"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">llvm::MCRegisterClass::CopyCost</a></div><div class="ttdeci">const int8_t CopyCost</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00043">MCRegisterInfo.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_afb10dbb457e8263cdfae953b33001606"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#afb10dbb457e8263cdfae953b33001606">llvm::MCRegisterClass::const_iterator</a></div><div class="ttdeci">const MCPhysReg * const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00035">MCRegisterInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_afc7be341b51f3dbc8422f5cc78cdd812"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">llvm::MCRegisterClass::RegsSize</a></div><div class="ttdeci">const uint16_t RegsSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00040">MCRegisterInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">llvm::MCRegisterInfo::DiffListIterator</a></div><div class="ttdoc">DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00186">MCRegisterInfo.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a38d165e30c2f9938fa5ff1c0addefefc"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a38d165e30c2f9938fa5ff1c0addefefc">llvm::MCRegisterInfo::DiffListIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const</div><div class="ttdoc">Dereference the iterator to get the value at the current position.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a4185d78edde6e2dace8368ae2cc94792"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">llvm::MCRegisterInfo::DiffListIterator::advance</a></div><div class="ttdeci">unsigned advance()</div><div class="ttdoc">advance - Move to the next list position, return the applied differential.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00205">MCRegisterInfo.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a727c73c283c15391560826d1b13be358"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">llvm::MCRegisterInfo::DiffListIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Pre-increment to move to the next position.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00220">MCRegisterInfo.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_adc9cebbafe5456adc286a99d7e1c1e9f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">llvm::MCRegisterInfo::DiffListIterator::init</a></div><div class="ttdeci">void init(MCPhysReg InitVal, const MCPhysReg *DiffList)</div><div class="ttdoc">init - Point the iterator to InitVal, decoding subsequent values from DiffList.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00197">MCRegisterInfo.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_aecf61d672afae577fa3ebee6cafddb2a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aecf61d672afae577fa3ebee6cafddb2a">llvm::MCRegisterInfo::DiffListIterator::DiffListIterator</a></div><div class="ttdeci">DiffListIterator()=default</div><div class="ttdoc">Create an invalid iterator. Call init() to point to something useful.</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a029da69ffba4f664aced49a411513dd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a029da69ffba4f664aced49a411513dd5">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(unsigned RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00442">MCRegisterInfo.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a04922e6bf2f754ccfad845d7a0ec00a0"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const</div><div class="ttdoc">Return the number of sub-register indices understood by the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00383">MCRegisterInfo.h:383</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0a07fa5d83bbdde00209bd67ca61999d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">llvm::MCRegisterInfo::getSubRegIdxSize</a></div><div class="ttdeci">unsigned getSubRegIdxSize(unsigned Idx) const</div><div class="ttdoc">Get the size of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00054">MCRegisterInfo.cpp:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0fb1a5d3a84e42014f1897299a16bff5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0fb1a5d3a84e42014f1897299a16bff5">llvm::MCRegisterInfo::mapLLVMRegToCVReg</a></div><div class="ttdeci">void mapLLVMRegToCVReg(unsigned LLVMReg, int CVReg)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00316">MCRegisterInfo.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a11124059eb4728d5aa71cbff07e9f178"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">llvm::MCRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00426">MCRegisterInfo.h:426</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a18f9f0154c80de900cd576f4c4419b9a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a18f9f0154c80de900cd576f4c4419b9a">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(unsigned RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00370">MCRegisterInfo.h:370</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1adcc58c9411eebe3577d71087f9efc3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">llvm::MCRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00421">MCRegisterInfo.h:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1b44c113e5e36696965e0a8e237d8644"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs</a></div><div class="ttdeci">void mapDwarfRegsToLLVMRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize Dwarf register to LLVM register number mapping.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00296">MCRegisterInfo.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00390">MCRegisterInfo.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a2a0dedb67ba91848b86fa102fddfd618"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2a0dedb67ba91848b86fa102fddfd618">llvm::MCRegisterInfo::operator[]</a></div><div class="ttdeci">const MCRegisterDesc &amp; operator[](unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00331">MCRegisterInfo.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a3cec2db86fe526dfbe229a598ea82e1b"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3cec2db86fe526dfbe229a598ea82e1b">llvm::MCRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00422">MCRegisterInfo.h:422</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a3dadd03ccbdcec7e6bfef5f65deee611"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00031">MCRegisterInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a412da2ed683a7a3f9e888178753ee200"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">llvm::MCRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00420">MCRegisterInfo.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a41bd0098e31934143f6ed3b6ffd6a396"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a41bd0098e31934143f6ed3b6ffd6a396">llvm::MCRegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned RegNum) const</div><div class="ttdoc">Map a target register to an equivalent SEH register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00119">MCRegisterInfo.cpp:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a643ed45e13ab56fef94e6644dcf6843a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a643ed45e13ab56fef94e6644dcf6843a">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00463">MCRegisterInfo.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a67c7a47fd291f4fe6e4f6ca1d74076b1"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a67c7a47fd291f4fe6e4f6ca1d74076b1">llvm::MCRegisterInfo::getLLVMRegNum</a></div><div class="ttdeci">int getLLVMRegNum(unsigned RegNum, bool isEH) const</div><div class="ttdoc">Map a dwarf register back to a target register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00079">MCRegisterInfo.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a6f3252bc2159a64bbcdbae4691fa6873"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">llvm::MCRegisterInfo::mapLLVMRegToSEHReg</a></div><div class="ttdeci">void mapLLVMRegToSEHReg(unsigned LLVMReg, int SEHReg)</div><div class="ttdoc">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00312">MCRegisterInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a6f7f9ba254052c7b6f35b12ab3d0057b"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a6f7f9ba254052c7b6f35b12ab3d0057b">llvm::MCRegisterInfo::getLLVMRegNumFromEH</a></div><div class="ttdeci">int getLLVMRegNumFromEH(unsigned RegNum) const</div><div class="ttdoc">Map a DWARF EH register back to a target register (same as getLLVMRegNum(RegNum, true)) but return -1...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00091">MCRegisterInfo.cpp:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a70bef2c5c4cc7cd7826029327ce41555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a70bef2c5c4cc7cd7826029327ce41555">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00545">MCRegisterInfo.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a758d45bde370f01301aa10897a511267"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a758d45bde370f01301aa10897a511267">llvm::MCRegisterInfo::getRARegister</a></div><div class="ttdeci">unsigned getRARegister() const</div><div class="ttdoc">This method should return the register where the return address can be found.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00322">MCRegisterInfo.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a781d64d5443c044effe93759425e2bc5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a781d64d5443c044effe93759425e2bc5">llvm::MCRegisterInfo::isSuperOrSubRegisterEq</a></div><div class="ttdeci">bool isSuperOrSubRegisterEq(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00469">MCRegisterInfo.h:469</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a792bdbc7616855edf0cc15da4a207694"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a792bdbc7616855edf0cc15da4a207694">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00457">MCRegisterInfo.h:457</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a79e43db4fcb1d498e1b95b7b8210ebc7"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a79e43db4fcb1d498e1b95b7b8210ebc7">llvm::MCRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const MCRegisterClass *Class) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00437">MCRegisterInfo.h:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a82c6dc3f465720612c785613e7a03a87"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">llvm::MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum</a></div><div class="ttdeci">int getDwarfRegNumFromDwarfEHRegNum(unsigned RegNum) const</div><div class="ttdoc">Map a target EH register number to an equivalent DWARF register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00104">MCRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a8811b80cf1d3138f5a7cda610fc305cf"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8811b80cf1d3138f5a7cda610fc305cf">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(unsigned RegA, unsigned RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00449">MCRegisterInfo.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a8cd89a8d00e57a02677b3278cf77e1fb"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8cd89a8d00e57a02677b3278cf77e1fb">llvm::MCRegisterInfo::get</a></div><div class="ttdeci">const MCRegisterDesc &amp; get(unsigned RegNo) const</div><div class="ttdoc">Provide a get method, equivalent to [], but more useful with a pointer to this object.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00339">MCRegisterInfo.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a95b3ba52641c77bef4b20630b1726863"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a95b3ba52641c77bef4b20630b1726863">llvm::MCRegisterInfo::getProgramCounter</a></div><div class="ttdeci">unsigned getProgramCounter() const</div><div class="ttdoc">Return the register which is the program counter.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00327">MCRegisterInfo.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a989859615fcb74989b4f978c4d227a03"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">llvm::MCRegisterInfo::InitMCRegisterInfo</a></div><div class="ttdeci">void InitMCRegisterInfo(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const MCPhysReg(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const LaneBitmask *RUMS, const char *Strings, const char *ClassStrings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)</div><div class="ttdoc">Initialize MCRegisterInfo, called by TableGen auto-generated routines.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00238">MCRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab46223740abdf134288bb54e09b361c2"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00023">MCRegisterInfo.cpp:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab5f8fcf4162523b2f9ff357da46b4555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">llvm::MCRegisterInfo::getSubRegIdxOffset</a></div><div class="ttdeci">unsigned getSubRegIdxOffset(unsigned Idx) const</div><div class="ttdoc">Get the offset of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00060">MCRegisterInfo.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab7c254cf3539a51c7d3170e13e84e471"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs</a></div><div class="ttdeci">void mapLLVMRegsToDwarfRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize LLVM register to Dwarf register number mapping.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00282">MCRegisterInfo.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ac6d47ea791e35a4c416ce8808b4c9e97"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac6d47ea791e35a4c416ce8808b4c9e97">llvm::MCRegisterInfo::getCodeViewRegNum</a></div><div class="ttdeci">int getCodeViewRegNum(unsigned RegNum) const</div><div class="ttdoc">Map a target register to an equivalent CodeView register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00125">MCRegisterInfo.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_acc77c06476fcf00d4f1d9640c1d52936"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#acc77c06476fcf00d4f1d9640c1d52936">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(unsigned RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00066">MCRegisterInfo.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae179799df1c5f01dc1c55e7ff4868743"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00432">MCRegisterInfo.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae2ea5bfc0ef3badd1de7a50d190adba3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00043">MCRegisterInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00376">MCRegisterInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html">llvm::MCSubRegIndexIterator</a></div><div class="ttdoc">Iterator that enumerates the sub-registers of a Reg and the associated sub-register indices.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00496">MCRegisterInfo.h:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html_a4bc33f765fada85ad09c4910d122832d"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a4bc33f765fada85ad09c4910d122832d">llvm::MCSubRegIndexIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00519">MCRegisterInfo.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html_a5fee6fb3b0267a517f004ebfb1263015"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a5fee6fb3b0267a517f004ebfb1263015">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator</a></div><div class="ttdeci">MCSubRegIndexIterator(unsigned Reg, const MCRegisterInfo *MCRI)</div><div class="ttdoc">Constructs an iterator that traverses subregisters and their associated subregister indices.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00503">MCRegisterInfo.h:503</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html_a8fcef61bbdeffde2a4363038d1ccdc11"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#a8fcef61bbdeffde2a4363038d1ccdc11">llvm::MCSubRegIndexIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Moves to the next position.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00522">MCRegisterInfo.h:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html_aa4495c183fa9ad15daefa50743c3c705"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#aa4495c183fa9ad15daefa50743c3c705">llvm::MCSubRegIndexIterator::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdoc">Returns current sub-register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00509">MCRegisterInfo.h:509</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html_ac6da77ae7e55006bcd05c1c288235d13"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html#ac6da77ae7e55006bcd05c1c288235d13">llvm::MCSubRegIndexIterator::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex() const</div><div class="ttdoc">Returns sub-register index of the current sub-register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00514">MCRegisterInfo.h:514</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00483">MCRegisterInfo.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html_a080cdf12e001181a452192b0880040e2"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">llvm::MCSubRegIterator::MCSubRegIterator</a></div><div class="ttdeci">MCSubRegIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00485">MCRegisterInfo.h:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00530">MCRegisterInfo.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html_a5309ac09dc50ee5f5346254a4c87438b"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">llvm::MCSuperRegIterator::MCSuperRegIterator</a></div><div class="ttdeci">MCSuperRegIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00534">MCRegisterInfo.h:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html_adbee8a25172d9cbc59e84b502c09ea3c"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html#adbee8a25172d9cbc59e84b502c09ea3c">llvm::MCSuperRegIterator::MCSuperRegIterator</a></div><div class="ttdeci">MCSuperRegIterator()=default</div></div>
<div class="ttc" id="aclassllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aiterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type.</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="aregutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="regutils_8h_source.html#l00042">regutils.h:42</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html">llvm::MCRegisterDesc</a></div><div class="ttdoc">MCRegisterDesc - This record contains information about a particular register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00098">MCRegisterInfo.h:98</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_a33e3fa0aa6155242492713170ed484b4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">llvm::MCRegisterDesc::SuperRegs</a></div><div class="ttdeci">uint32_t SuperRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00101">MCRegisterInfo.h:101</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_a648f2d554c90e186da59a7443ecd3be2"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">llvm::MCRegisterDesc::SubRegs</a></div><div class="ttdeci">uint32_t SubRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00100">MCRegisterInfo.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_a89ab0e2b454e61308937accfba0833e6"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">llvm::MCRegisterDesc::RegUnitLaneMasks</a></div><div class="ttdeci">uint16_t RegUnitLaneMasks</div><div class="ttdoc">Index into list with lane mask sequences.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00113">MCRegisterInfo.h:113</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_a8ddd79e928fa782c64a2f78c9497559e"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">llvm::MCRegisterDesc::Name</a></div><div class="ttdeci">uint32_t Name</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00099">MCRegisterInfo.h:99</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_ab2c316d713c43cf1e464c319c20a0bd4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">llvm::MCRegisterDesc::RegUnits</a></div><div class="ttdeci">uint32_t RegUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00109">MCRegisterInfo.h:109</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterDesc_html_ad61c747e243c73c0e6b6a0cfcc4a45ad"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">llvm::MCRegisterDesc::SubRegIndices</a></div><div class="ttdeci">uint32_t SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00105">MCRegisterInfo.h:105</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a></div><div class="ttdoc">DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00134">MCRegisterInfo.h:134</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7647f42a0e2833ea9b4c151732b642a9"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7647f42a0e2833ea9b4c151732b642a9">llvm::MCRegisterInfo::DwarfLLVMRegPair::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(DwarfLLVMRegPair RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00138">MCRegisterInfo.h:138</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7f4e513f63bb708c94edb445b3d2152f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a></div><div class="ttdeci">unsigned FromReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a899252d3695b6b26deaaf15b218fe181"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a></div><div class="ttdeci">unsigned ToReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00136">MCRegisterInfo.h:136</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">llvm::MCRegisterInfo::SubRegCoveredBits</a></div><div class="ttdoc">SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00143">MCRegisterInfo.h:143</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00144">MCRegisterInfo.h:144</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00145">MCRegisterInfo.h:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:21:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
