Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Thu May 20 23:00:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt hdl_core_riscv_lite_v2_impl_1.tws hdl_core_riscv_lite_v2_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock sys_clk
        2.2  Clock PLL_inst/lscc_pll_inst/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/Z

++++ Loop2
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/Z

++++ Loop3
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/Z

++++ Loop4
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z

++++ Loop5
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/Z

++++ Loop6
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/Z

++++ Loop7
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/Z

++++ Loop8
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/Z

++++ Loop9
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/Z

++++ Loop10
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/Z

++++ Loop11
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/Z

++++ Loop12
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/Z

++++ Loop13
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/Z

++++ Loop14
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/Z

++++ Loop15
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/Z

++++ Loop16
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/Z

++++ Loop17
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/Z

++++ Loop18
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/Z

++++ Loop19
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/Z

++++ Loop20
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/Z

++++ Loop21
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/Z

++++ Loop22
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/Z

++++ Loop23
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/Z

++++ Loop24
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/Z

++++ Loop25
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/Z

++++ Loop26
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/Z

++++ Loop27
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/Z

++++ Loop28
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/Z

++++ Loop29
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/Z

++++ Loop30
ardyFPGA_inst/risc_v_inst/i6278_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6278_4_lut/Z

++++ Loop31
ardyFPGA_inst/risc_v_inst/i6236_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6236_4_lut/Z

++++ Loop32
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "sys_clk"
=======================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          62.500 ns |         16.000 MHz 
                                        | Actual (all paths) |          74.764 ns |         13.375 MHz 
ardyFPGA_inst/ram_inst/genblk1.mem_b11/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "PLL_inst/lscc_pll_inst/clk"
=======================
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 99.4886%

3.1.2  Timing Errors
---------------------
Timing Errors: 25 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 164.486 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst/risc_v_inst/PC_i0_i15/D    |  -12.264 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i14/D    |  -11.706 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i13/D    |  -11.148 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i12/D    |  -10.590 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i11/D    |  -10.032 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WDATA0              
                                         |   -9.596 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WDATA0              
                                         |   -9.596 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i0/D              
                                         |   -9.490 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i10/D    |   -9.474 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i9/D     |   -8.916 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          25 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR0              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR1              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR2              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR3              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR4              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR0              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR1              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR2              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR3              
                                         |    1.605 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR4              
                                         |    1.605 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
MISO                                    |                     input
BTN_RIGHT                               |                     input
BTN_LEFT                                |                     input
BTN_UP                                  |                     input
BTN_DN                                  |                     input
BTN_BACK                                |                     input
BTN_OK                                  |                     input
BTN_INTERRUPT                           |                     input
uSD_CD                                  |                     input
VS_DREQ                                 |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i15/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 63
Delay Ratio      : 69.8% (route), 30.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -12.264 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        80.026  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY         0.280        80.306  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        80.584  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY         0.280        80.864  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        81.142  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY         0.280        81.422  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        81.700  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY         0.280        81.980  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        82.258  2       
ardyFPGA_inst/risc_v_inst/n18793                          NET DELAY         0.280        82.538  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S1
                                          FA2             D1_TO_S1_DELAY    0.477        83.015  1       
ardyFPGA_inst/risc_v_inst/n82[14] ( D )                   NET DELAY         2.075        85.090  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -85.090  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                        -12.264  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i14/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 62
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -11.706 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        80.026  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY         0.280        80.306  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        80.584  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY         0.280        80.864  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        81.142  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY         0.280        81.422  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        81.700  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY         0.280        81.980  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S0
                                          FA2             D0_TO_S0_DELAY    0.477        82.457  1       
ardyFPGA_inst/risc_v_inst/n82[13] ( D )                   NET DELAY         2.075        84.532  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -84.532  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                        -11.706  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i13/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 61
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -11.148 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        80.026  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY         0.280        80.306  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        80.584  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY         0.280        80.864  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        81.142  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY         0.280        81.422  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S1
                                          FA2             D1_TO_S1_DELAY    0.477        81.899  1       
ardyFPGA_inst/risc_v_inst/n82[12] ( D )                   NET DELAY         2.075        83.974  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -83.974  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                        -11.148  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i12/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 60
Delay Ratio      : 70.2% (route), 29.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -10.590 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        80.026  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY         0.280        80.306  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        80.584  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY         0.280        80.864  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S0
                                          FA2             D0_TO_S0_DELAY    0.477        81.341  1       
ardyFPGA_inst/risc_v_inst/n82[11] ( D )                   NET DELAY         2.075        83.416  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -83.416  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                        -10.590  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i11/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 59
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -10.032 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        80.026  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY         0.280        80.306  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/S1
                                          FA2             D1_TO_S1_DELAY    0.477        80.783  1       
ardyFPGA_inst/risc_v_inst/n82[10] ( D )                   NET DELAY         2.075        82.858  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -82.858  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                        -10.032  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WDATA0  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 51
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -9.596 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.825  2       
ardyFPGA_inst/risc_v_inst/n83_adj_1583                    NET DELAY         2.075        61.900  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/Z
                                          LUT4            B_TO_Z_DELAY      0.477        62.377  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n13835
                                                          NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n98
                                                          NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/Z
                                          LUT4            C_TO_Z_DELAY      0.477        67.481  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n104
                                                          NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n8_adj_1239
                                                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  5       
ardyFPGA_inst/risc_v_inst/rd_alu[0]                       NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/Z
                                          LUT4            D_TO_Z_DELAY      0.477        75.137  1       
ardyFPGA_inst/risc_v_inst/n87                             NET DELAY         2.075        77.212  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/Z
                                          LUT4            A_TO_Z_DELAY      0.477        77.689  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1504                    NET DELAY         2.075        79.764  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/Z
                                          LUT4            B_TO_Z_DELAY      0.477        80.241  2       
ardyFPGA_inst/risc_v_inst/n18393 ( WDATA0 )
                                                          NET DELAY         2.075        82.316  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.305        72.720  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.720  
Arrival Time                                                                                -82.316  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                         -9.596  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WDATA0  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 51
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -9.596 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.825  2       
ardyFPGA_inst/risc_v_inst/n83_adj_1583                    NET DELAY         2.075        61.900  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/Z
                                          LUT4            B_TO_Z_DELAY      0.477        62.377  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n13835
                                                          NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n98
                                                          NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/Z
                                          LUT4            C_TO_Z_DELAY      0.477        67.481  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n104
                                                          NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n8_adj_1239
                                                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  5       
ardyFPGA_inst/risc_v_inst/rd_alu[0]                       NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/Z
                                          LUT4            D_TO_Z_DELAY      0.477        75.137  1       
ardyFPGA_inst/risc_v_inst/n87                             NET DELAY         2.075        77.212  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/Z
                                          LUT4            A_TO_Z_DELAY      0.477        77.689  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1504                    NET DELAY         2.075        79.764  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/Z
                                          LUT4            B_TO_Z_DELAY      0.477        80.241  2       
ardyFPGA_inst/risc_v_inst/n18393 ( WDATA0 )
                                                          NET DELAY         2.075        82.316  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.305        72.720  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.720  
Arrival Time                                                                                -82.316  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                         -9.596  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i0/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 51
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -9.490 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.825  2       
ardyFPGA_inst/risc_v_inst/n83_adj_1583                    NET DELAY         2.075        61.900  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/Z
                                          LUT4            B_TO_Z_DELAY      0.477        62.377  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n13835
                                                          NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n98
                                                          NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/Z
                                          LUT4            C_TO_Z_DELAY      0.477        67.481  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n104
                                                          NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n8_adj_1239
                                                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  5       
ardyFPGA_inst/risc_v_inst/rd_alu[0]                       NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/Z
                                          LUT4            D_TO_Z_DELAY      0.477        75.137  1       
ardyFPGA_inst/risc_v_inst/n87                             NET DELAY         2.075        77.212  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/Z
                                          LUT4            A_TO_Z_DELAY      0.477        77.689  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1504                    NET DELAY         2.075        79.764  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_554/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_554/Z
                                          LUT4            B_TO_Z_DELAY      0.477        80.241  1       
ardyFPGA_inst/risc_v_inst/rd[0] ( D )                     NET DELAY         2.075        82.316  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -82.316  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                         -9.490  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i10/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 58
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -9.474 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        79.468  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY         0.280        79.748  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        80.225  1       
ardyFPGA_inst/risc_v_inst/n82[9] ( D )                    NET DELAY         2.075        82.300  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -82.300  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                         -9.474  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i9/D  (FD1P3XZ)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 57
Delay Ratio      : 70.7% (route), 29.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -8.916 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rda_del[4]
                                                          NET DELAY         0.280        12.196  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        12.673  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14430
                                                          NET DELAY         2.075        14.748  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/D->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          LUT4            D_TO_Z_DELAY      0.477        15.225  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY         4.150        19.375  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.852  4       
ardyFPGA_inst/n17938                                      NET DELAY         2.075        21.927  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.404  4       
ardyFPGA_inst/risc_v_inst/TMP_31__N_1118[0]
                                                          NET DELAY         2.075        24.479  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        24.823  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY         0.280        25.103  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.381  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY         0.280        25.661  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.939  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY         0.280        26.219  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.497  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY         0.280        26.777  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.055  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY         0.280        27.335  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.613  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY         0.280        27.893  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.171  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY         0.280        28.451  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        28.729  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY         0.280        29.009  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        29.287  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY         0.280        29.567  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.845  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY         0.280        30.125  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.403  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY         0.280        30.683  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        30.961  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY         0.280        31.241  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        31.519  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY         0.280        31.799  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        32.077  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY         0.280        32.357  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.635  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY         0.280        32.915  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.193  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY         0.280        33.473  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        33.751  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY         0.280        34.031  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        34.309  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY         0.280        34.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY         0.280        35.147  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        35.425  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY         0.280        35.705  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        35.983  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY         0.280        36.263  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        36.541  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY         0.280        36.821  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        37.099  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY         0.280        37.379  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        37.657  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY         0.280        37.937  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        38.215  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY         0.280        38.495  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        38.773  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY         0.280        39.053  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        39.331  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY         0.280        39.611  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        39.889  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY         0.280        40.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        40.447  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY         0.280        40.727  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        41.204  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY         0.280        41.484  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          LUT4            A_TO_Z_DELAY      0.477        41.961  3       
ardyFPGA_inst/risc_v_inst/n17724                          NET DELAY         2.075        44.036  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        44.513  1       
ardyFPGA_inst/risc_v_inst/n20_adj_1611                    NET DELAY         2.075        46.588  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.065  1       
ardyFPGA_inst/risc_v_inst/n54_adj_1612                    NET DELAY         2.075        49.140  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.617  1       
ardyFPGA_inst/risc_v_inst/n56                             NET DELAY         2.075        51.692  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        52.169  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY         2.075        54.244  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        54.721  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY         2.075        56.796  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        57.273  4       
n62                                                       NET DELAY         2.075        59.348  1       
i4403_4_lut/A->i4403_4_lut/Z              LUT4            A_TO_Z_DELAY      0.477        59.825  1       
n5448                                                     NET DELAY         2.075        61.900  1       
i164_4_lut/D->i164_4_lut/Z                LUT4            D_TO_Z_DELAY      0.477        62.377  1       
n555                                                      NET DELAY         2.075        64.452  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        64.929  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY         2.075        67.004  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          LUT4            B_TO_Z_DELAY      0.477        67.481  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY         2.075        69.556  1       
ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        70.033  5       
ardyFPGA_inst/risc_v_inst/n14931                          NET DELAY         2.075        72.108  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/D->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        72.585  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY         2.075        74.660  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        75.004  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY         0.280        75.284  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        75.562  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY         0.280        75.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        76.120  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY         0.280        76.400  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        76.678  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY         0.280        76.958  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        77.236  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY         0.280        77.516  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        77.794  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY         0.280        78.074  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        78.352  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY         0.280        78.632  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        78.910  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY         0.280        79.190  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        79.667  1       
ardyFPGA_inst/risc_v_inst/n82[8] ( D )                    NET DELAY         2.075        81.742  1       


                                                          CONSTRAINT            0.000        62.500  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000        62.500  1       
clk                                                       NET DELAY             2.075        64.575  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( CK )                                            NET DELAY             8.300        73.025  1       
                                                          Uncertainty           0.000        73.025  
                                                          Setup time            0.199        72.826  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                72.826  
Arrival Time                                                                                -81.742  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Failed)                                                                         -8.916  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR0  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i7/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[7] ( WADDR0 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR1  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i8/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[8] ( WADDR1 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR2  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i9/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[9] ( WADDR2 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR3  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i10/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[10] ( WADDR3 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG0/WADDR4  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i11/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[11] ( WADDR4 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR0  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i7/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[7] ( WADDR0 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR1  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i8/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[8] ( WADDR1 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR2  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i9/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[9] ( WADDR2 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR3  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i10/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[10] ( WADDR3 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q  (FD1P3XZ)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/REG_d00/WADDR4  (EBR_B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.605 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk                                                   NET DELAY             8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i11/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        11.916  7       
ardyFPGA_inst/risc_v_inst/instruction_latch[11] ( WADDR4 )
                                                          NET DELAY      0.280        12.196  1       


                                                          CONSTRAINT            0.000         0.000  1       
HSOSC_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY         0.000         0.000  1       
clk                                                       NET DELAY             2.075         2.075  1       
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         2.075  195     
PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         2.225  195     
--PLL_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->PLL_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  195     
sys_clk ( WCLK )                                          NET DELAY             8.300        10.525  1       
                                                          Uncertainty           0.000        10.525  
                                                          Hold time             0.066        10.591  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                               -10.591  
Arrival Time                                                                                 12.196  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          1.605  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

