```verilog
module sub_64bit (
    input signed [63:0] A,
    input signed [63:0] B,
    output signed [63:0] result,
    output overflow
);

    assign result = A - B;

    // Overflow detection logic
    // A (positive) - B (negative) = result (negative) is a positive overflow
    // A (negative) - B (positive) = result (positive) is a negative overflow
    assign overflow = ((A[63] == 0 && B[63] == 1 && result[63] == 1) || 
                       (A[63] == 1 && B[63] == 0 && result[63] == 0)) ? 1'b1 : 1'b0;

endmodule
```