$date
	Wed Nov 13 11:52:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! t_z $end
$var wire 1 " t_w $end
$var reg 1 # t_x $end
$var reg 1 $ t_y $end
$scope module dut $end
$var wire 1 " w $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#1
0"
#2
0!
#10
1#
#12
1!
#20
1$
0#
#30
1#
#31
1"
#40
