

================================================================
== Vitis HLS Report for 'DPEComputation'
================================================================
* Date:           Wed Nov  2 23:06:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1331|     1331|  13.310 us|  13.310 us|  1331|  1331|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58  |DPEComputation_Pipeline_VITIS_LOOP_291_2  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67  |DPEComputation_Pipeline_VITIS_LOOP_287_1  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73  |DPEComputation_Pipeline_VITIS_LOOP_296_3  |     1282|     1282|  12.820 us|  12.820 us|  1282|  1282|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84  |DPEComputation_Pipeline_VITIS_LOOP_303_4  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%block_idx_y_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %block_idx_y"   --->   Operation 8 'read' 'block_idx_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%block_idx_x_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %block_idx_x"   --->   Operation 9 'read' 'block_idx_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%local_output_buf_V = alloca i64 1" [FC_Layer.cpp:284]   --->   Operation 10 'alloca' 'local_output_buf_V' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%icmp_ln286 = icmp_eq  i27 %block_idx_x_read, i27 0" [FC_Layer.cpp:286]   --->   Operation 11 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %codeRepl38, void %.preheader.preheader" [FC_Layer.cpp:286]   --->   Operation 12 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %block_idx_y_read, i4 0" [FC_Layer.cpp:292]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %block_idx_y_read, i2 0" [FC_Layer.cpp:292]   --->   Operation 14 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i8 %tmp_s" [FC_Layer.cpp:292]   --->   Operation 15 'zext' 'zext_ln292' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%add_ln292 = add i10 %tmp, i10 %zext_ln292" [FC_Layer.cpp:292]   --->   Operation 16 'add' 'add_ln292' <Predicate = (!icmp_ln286)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [2/2] (2.23ns)   --->   "%call_ln292 = call void @DPEComputation_Pipeline_VITIS_LOOP_291_2, i10 %add_ln292, i32 %buffer_out, i32 %local_output_buf_V" [FC_Layer.cpp:292]   --->   Operation 17 'call' 'call_ln292' <Predicate = (!icmp_ln286)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DPEComputation_Pipeline_VITIS_LOOP_287_1, i32 %local_output_buf_V"   --->   Operation 18 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln292 = call void @DPEComputation_Pipeline_VITIS_LOOP_291_2, i10 %add_ln292, i32 %buffer_out, i32 %local_output_buf_V" [FC_Layer.cpp:292]   --->   Operation 19 'call' 'call_ln292' <Predicate = (!icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DPEComputation_Pipeline_VITIS_LOOP_287_1, i32 %local_output_buf_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 22 'br' 'br_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DPEComputation_Pipeline_VITIS_LOOP_296_3, i32 %IACT_TEMP_BUFFER, i640 %processing_buffer, i20 %bit_buffer_weights, i32 %local_output_buf_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DPEComputation_Pipeline_VITIS_LOOP_296_3, i32 %IACT_TEMP_BUFFER, i640 %processing_buffer, i20 %bit_buffer_weights, i32 %local_output_buf_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.86>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %block_idx_y_read, i4 0" [FC_Layer.cpp:305]   --->   Operation 25 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %block_idx_y_read, i2 0" [FC_Layer.cpp:305]   --->   Operation 26 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i8 %tmp_12" [FC_Layer.cpp:305]   --->   Operation 27 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.93ns)   --->   "%add_ln305 = add i10 %tmp_11, i10 %zext_ln305" [FC_Layer.cpp:305]   --->   Operation 28 'add' 'add_ln305' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [2/2] (0.93ns)   --->   "%call_ln305 = call void @DPEComputation_Pipeline_VITIS_LOOP_303_4, i10 %add_ln305, i32 %buffer_out, i32 %local_output_buf_V" [FC_Layer.cpp:305]   --->   Operation 29 'call' 'call_ln305' <Predicate = true> <Delay = 0.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln305 = call void @DPEComputation_Pipeline_VITIS_LOOP_303_4, i10 %add_ln305, i32 %buffer_out, i32 %local_output_buf_V" [FC_Layer.cpp:305]   --->   Operation 30 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln309 = ret" [FC_Layer.cpp:309]   --->   Operation 31 'ret' 'ret_ln309' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IACT_TEMP_BUFFER]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_idx_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_idx_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processing_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bit_buffer_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore   ) [ 0000000]
block_idx_y_read   (read          ) [ 0011110]
block_idx_x_read   (read          ) [ 0000000]
local_output_buf_V (alloca        ) [ 0011111]
icmp_ln286         (icmp          ) [ 0110000]
br_ln286           (br            ) [ 0000000]
tmp                (bitconcatenate) [ 0000000]
tmp_s              (bitconcatenate) [ 0000000]
zext_ln292         (zext          ) [ 0000000]
add_ln292          (add           ) [ 0010000]
call_ln292         (call          ) [ 0000000]
br_ln0             (br            ) [ 0000000]
call_ln0           (call          ) [ 0000000]
br_ln0             (br            ) [ 0000000]
call_ln0           (call          ) [ 0000000]
tmp_11             (bitconcatenate) [ 0000000]
tmp_12             (bitconcatenate) [ 0000000]
zext_ln305         (zext          ) [ 0000000]
add_ln305          (add           ) [ 0000001]
call_ln305         (call          ) [ 0000000]
ret_ln309          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IACT_TEMP_BUFFER">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IACT_TEMP_BUFFER"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_idx_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_idx_x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_idx_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_idx_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="processing_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processing_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bit_buffer_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_buffer_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPEComputation_Pipeline_VITIS_LOOP_291_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPEComputation_Pipeline_VITIS_LOOP_287_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPEComputation_Pipeline_VITIS_LOOP_296_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPEComputation_Pipeline_VITIS_LOOP_303_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="local_output_buf_V_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_buf_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="block_idx_y_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_idx_y_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="block_idx_x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="27" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_idx_x_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="640" slack="0"/>
<pin id="77" dir="0" index="3" bw="20" slack="0"/>
<pin id="78" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln305/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln286_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln292_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln292_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_11_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="4"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="4"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln305_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln305_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln305/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="block_idx_y_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="4"/>
<pin id="152" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="block_idx_y_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln286_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln286 "/>
</bind>
</comp>

<comp id="160" class="1005" name="add_ln292_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln292 "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln305_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="1"/>
<pin id="167" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln305 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="66"><net_src comp="42" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="42" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="52" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="46" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="98" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="125" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="153"><net_src comp="46" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="118" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {5 6 }
 - Input state : 
	Port: DPEComputation : IACT_TEMP_BUFFER | {3 4 }
	Port: DPEComputation : block_idx_x | {1 }
	Port: DPEComputation : block_idx_y | {1 }
	Port: DPEComputation : processing_buffer | {3 4 }
	Port: DPEComputation : bit_buffer_weights | {3 4 }
	Port: DPEComputation : buffer_out | {1 2 }
  - Chain level:
	State 1
		br_ln286 : 1
		zext_ln292 : 1
		add_ln292 : 2
		call_ln292 : 3
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln305 : 1
		add_ln305 : 2
		call_ln305 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58 |    0    |   0.46  |    20   |    47   |
|   call   | grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67 |    0    |    0    |    5    |    21   |
|          | grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73 |    60   |  4.622  |   3512  |   3179  |
|          | grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84 |    0    |   0.46  |    25   |    64   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  add_ln292_fu_118                  |    0    |    0    |    0    |    17   |
|          |                  add_ln305_fu_143                  |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln286_fu_92                  |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   read   |             block_idx_y_read_read_fu_46            |    0    |    0    |    0    |    0    |
|          |             block_idx_x_read_read_fu_52            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                      tmp_fu_98                     |    0    |    0    |    0    |    0    |
|bitconcatenate|                    tmp_s_fu_106                    |    0    |    0    |    0    |    0    |
|          |                    tmp_11_fu_125                   |    0    |    0    |    0    |    0    |
|          |                    tmp_12_fu_132                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                  zext_ln292_fu_114                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln305_fu_139                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    60   |  5.542  |   3562  |   3362  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|local_output_buf_V|    2   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    2   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln292_reg_160   |   10   |
|    add_ln305_reg_165   |   10   |
|block_idx_y_read_reg_150|    6   |
|   icmp_ln286_reg_156   |    1   |
+------------------------+--------+
|          Total         |   27   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58 |  p1  |   2  |  10  |   20   ||    9    |
| grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84 |  p1  |   2  |  10  |   20   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   40   ||   0.92  ||    18   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   60   |    5   |  3562  |  3362  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   27   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   60   |    6   |  3589  |  3380  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
