// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/20/2016 12:49:59"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIOSystem_tb (
	CLK,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_WE_N,
	SDRAM_CAS_N,
	SDRAM_RAS_N,
	SDRAM_A0,
	SDRAM_A1,
	SDRAM_A2,
	SDRAM_A3,
	SDRAM_A4,
	SDRAM_A5,
	SDRAM_A6,
	SDRAM_A7,
	SDRAM_A8,
	SDRAM_A9,
	SDRAM_A10,
	SDRAM_A11,
	SDRAM_A12,
	SDRAM_BA0,
	SDRAM_BA1,
	SDRAM_DQML,
	SDRAM_DQMH,
	SDRAM_DQ0,
	SDRAM_DQ1,
	SDRAM_DQ2,
	SDRAM_DQ3,
	SDRAM_DQ4,
	SDRAM_DQ5,
	SDRAM_DQ6,
	SDRAM_DQ7,
	SDRAM_DQ8,
	SDRAM_DQ9,
	SDRAM_DQ10,
	SDRAM_DQ11,
	SDRAM_DQ12,
	SDRAM_DQ13,
	SDRAM_DQ14,
	SDRAM_DQ15,
	RXD,
	TXD,
	FLASH_CS,
	FLASH_DO,
	FLASH_WP,
	FLASH_CLK,
	FLASH_DI,
	DS_DP,
	DS_G,
	DS_C,
	DS_D);
input 	CLK;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
output 	SDRAM_WE_N;
output 	SDRAM_CAS_N;
output 	SDRAM_RAS_N;
output 	SDRAM_A0;
output 	SDRAM_A1;
output 	SDRAM_A2;
output 	SDRAM_A3;
output 	SDRAM_A4;
output 	SDRAM_A5;
output 	SDRAM_A6;
output 	SDRAM_A7;
output 	SDRAM_A8;
output 	SDRAM_A9;
output 	SDRAM_A10;
output 	SDRAM_A11;
output 	SDRAM_A12;
output 	SDRAM_BA0;
output 	SDRAM_BA1;
output 	SDRAM_DQML;
output 	SDRAM_DQMH;
inout 	SDRAM_DQ0;
inout 	SDRAM_DQ1;
inout 	SDRAM_DQ2;
inout 	SDRAM_DQ3;
inout 	SDRAM_DQ4;
inout 	SDRAM_DQ5;
inout 	SDRAM_DQ6;
inout 	SDRAM_DQ7;
inout 	SDRAM_DQ8;
inout 	SDRAM_DQ9;
inout 	SDRAM_DQ10;
inout 	SDRAM_DQ11;
inout 	SDRAM_DQ12;
inout 	SDRAM_DQ13;
inout 	SDRAM_DQ14;
inout 	SDRAM_DQ15;
output 	RXD;
input 	TXD;
output 	FLASH_CS;
input 	FLASH_DO;
output 	FLASH_WP;
output 	FLASH_CLK;
output 	FLASH_DI;
output 	DS_DP;
output 	DS_G;
output 	DS_C;
output 	DS_D;

// Design Ports Information
// SDRAM_CKE	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CS_N	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_WE_N	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CAS_N	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_RAS_N	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A0	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A2	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A4	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A5	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A6	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A7	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A8	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A9	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A10	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A11	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A12	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA0	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA1	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQML	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQMH	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RXD	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_CS	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_WP	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_CLK	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_DI	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TXD	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ0	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ1	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ2	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ3	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ4	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ5	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ6	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ7	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ8	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ9	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ10	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ11	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ12	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ13	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ14	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ15	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_DO	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \TXD~input_o ;
wire \SDRAM_DQ0~input_o ;
wire \SDRAM_DQ1~input_o ;
wire \SDRAM_DQ2~input_o ;
wire \SDRAM_DQ3~input_o ;
wire \SDRAM_DQ4~input_o ;
wire \SDRAM_DQ5~input_o ;
wire \SDRAM_DQ6~input_o ;
wire \SDRAM_DQ7~input_o ;
wire \SDRAM_DQ8~input_o ;
wire \SDRAM_DQ9~input_o ;
wire \SDRAM_DQ10~input_o ;
wire \SDRAM_DQ11~input_o ;
wire \SDRAM_DQ12~input_o ;
wire \SDRAM_DQ13~input_o ;
wire \SDRAM_DQ14~input_o ;
wire \SDRAM_DQ15~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \state.s_idle~feeder_combout ;
wire \state.s_init_pll~feeder_combout ;
wire \state.s_init_pll~q ;
wire \state.s_init~0_combout ;
wire \state.s_init~q ;
wire \Selector5~0_combout ;
wire \restart_system~feeder_combout ;
wire \restart_system~q ;
wire \FLASHMEM_Controller1|busy_wait~0_combout ;
wire \FLASHMEM_Controller1|busy_wait~q ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~34 ;
wire \FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ;
wire \FLASHMEM_Controller1|Selector3~0_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~84 ;
wire \FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[24]~86 ;
wire \FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[25]~88 ;
wire \FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[26]~90 ;
wire \FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[27]~92 ;
wire \FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[28]~94 ;
wire \FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[29]~96 ;
wire \FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[30]~98 ;
wire \FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ;
wire \FLASHMEM_Controller1|main_proc~6_combout ;
wire \FLASHMEM_Controller1|main_proc~5_combout ;
wire \FLASHMEM_Controller1|main_proc~7_combout ;
wire \FLASHMEM_Controller1|Equal0~0_combout ;
wire \FLASHMEM_Controller1|Equal0~1_combout ;
wire \FLASHMEM_Controller1|Equal0~2_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ;
wire \FLASHMEM_Controller1|trans_state~12_combout ;
wire \FLASHMEM_Controller1|trans_state~13_combout ;
wire \FLASHMEM_Controller1|trans_state~14_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_opcode~q ;
wire \FLASHMEM_Controller1|Selector2~0_combout ;
wire \UART_Link1|iob_fmem_instruction[2]~feeder_combout ;
wire \uart_link_enable~feeder_combout ;
wire \uart_link_enable~q ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ;
wire \UART_Link1|fmem_write_enable_next_state~30_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ;
wire \UART_Link1|fmem_wait_next_state~30_combout ;
wire \UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ;
wire \UART_Link1|state~30_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_listen~0_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_listen~q ;
wire \UART_Link1|fmem_wait_next_state~32_combout ;
wire \UART_Link1|fmem_wait_next_state.s_listen~q ;
wire \UART_Link1|state~35_combout ;
wire \UART_Link1|state.s_listen~q ;
wire \UART_Link1|state~31_combout ;
wire \UART_Link1|state.s_fmem_write_page~q ;
wire \UART_Link1|Selector135~0_combout ;
wire \UART_Link1|iob_fmem_instruction[1]~0_combout ;
wire \FLASHMEM_Controller1|flash_opcode~4_combout ;
wire \FLASHMEM_Controller1|state~12_combout ;
wire \FLASHMEM_Controller1|flash_opcode[0]~1_combout ;
wire \FLASHMEM_Controller1|flash_opcode[0]~2_combout ;
wire \FLASHMEM_Controller1|Equal6~0_combout ;
wire \FLASHMEM_Controller1|Selector3~1_combout ;
wire \FLASHMEM_Controller1|main_proc~9_combout ;
wire \FLASHMEM_Controller1|main_proc~8_combout ;
wire \FLASHMEM_Controller1|main_proc~10_combout ;
wire \FLASHMEM_Controller1|main_proc~11_combout ;
wire \FLASHMEM_Controller1|main_proc~12_combout ;
wire \FLASHMEM_Controller1|Selector3~2_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_data~q ;
wire \FLASHMEM_Controller1|Selector5~0_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~43_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~45_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[1]~36 ;
wire \FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[2]~38 ;
wire \FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[3]~40 ;
wire \FLASHMEM_Controller1|shift_reg_idx[4]~41_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[4]~42 ;
wire \FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[5]~48 ;
wire \FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[6]~50 ;
wire \FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[7]~52 ;
wire \FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[8]~54 ;
wire \FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[9]~56 ;
wire \FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[10]~58 ;
wire \FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[11]~60 ;
wire \FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[12]~62 ;
wire \FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[13]~64 ;
wire \FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[14]~66 ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~68 ;
wire \FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[16]~70 ;
wire \FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[17]~72 ;
wire \FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[18]~74 ;
wire \FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[19]~76 ;
wire \FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[20]~78 ;
wire \FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[21]~80 ;
wire \FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[22]~82 ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ;
wire \FLASHMEM_Controller1|main_proc~3_combout ;
wire \FLASHMEM_Controller1|main_proc~0_combout ;
wire \FLASHMEM_Controller1|main_proc~2_combout ;
wire \FLASHMEM_Controller1|main_proc~1_combout ;
wire \FLASHMEM_Controller1|main_proc~4_combout ;
wire \FLASHMEM_Controller1|Equal2~0_combout ;
wire \FLASHMEM_Controller1|Selector2~1_combout ;
wire \FLASHMEM_Controller1|Selector2~2_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_addr~q ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ;
wire \FLASHMEM_Controller1|Selector46~0_combout ;
wire \FLASHMEM_Controller1|Selector46~1_combout ;
wire \FLASH_DO~input_o ;
wire \FLASHMEM_Controller1|Selector46~2_combout ;
wire \FLASHMEM_Controller1|state~14_combout ;
wire \FLASHMEM_Controller1|Selector52~0_combout ;
wire \UART_Link1|Selector297~0_combout ;
wire \UART_Link1|Selector297~1_combout ;
wire \UART_Link1|iob_fmem_enable~q ;
wire \FLASHMEM_Controller1|Selector52~1_combout ;
wire \FLASHMEM_Controller1|state.s_control~q ;
wire \FLASHMEM_Controller1|Selector54~0_combout ;
wire \FLASHMEM_Controller1|Selector54~1_combout ;
wire \FLASHMEM_Controller1|ready~q ;
wire \UART_Link1|state~34_combout ;
wire \UART_Link1|Selector312~0_combout ;
wire \UART_Link1|fmem_fsm_jumping~q ;
wire \UART_Link1|Selector327~0_combout ;
wire \UART_Link1|Selector327~1_combout ;
wire \UART_Link1|fmem_returned~q ;
wire \UART_Link1|Selector135~1_combout ;
wire \UART_Link1|state.s_fmem_write_enable~feeder_combout ;
wire \UART_Link1|state.s_fmem_write_enable~q ;
wire \UART_Link1|state~33_combout ;
wire \UART_Link1|Selector138~0_combout ;
wire \UART_Link1|state.s_fmem_control_wait~q ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ;
wire \UART_Link1|fmem_wait_next_state~31_combout ;
wire \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ;
wire \UART_Link1|state~32_combout ;
wire \UART_Link1|state.s_fmem_erase_sector~q ;
wire \UART_Link1|iob_fmem_instruction[1]~1_combout ;
wire \FLASHMEM_Controller1|flash_opcode~0_combout ;
wire \FLASHMEM_Controller1|Equal1~0_combout ;
wire \FLASHMEM_Controller1|Selector4~2_combout ;
wire \FLASHMEM_Controller1|Selector4~3_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_finish~q ;
wire \FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_null~q ;
wire \UART_Link1|iob_fmem_instruction[5]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_opcode~3_combout ;
wire \FLASHMEM_Controller1|Equal4~0_combout ;
wire \FLASHMEM_Controller1|state~13_combout ;
wire \FLASHMEM_Controller1|Selector53~0_combout ;
wire \FLASHMEM_Controller1|Selector53~1_combout ;
wire \FLASHMEM_Controller1|state.s_idle~q ;
wire \FLASHMEM_Controller1|state.s_wait_reset~0_combout ;
wire \FLASHMEM_Controller1|Selector50~0_combout ;
wire \FLASHMEM_Controller1|state.s_reset~q ;
wire \FLASHMEM_Controller1|state.s_reset_done~feeder_combout ;
wire \FLASHMEM_Controller1|state.s_reset_done~q ;
wire \FLASHMEM_Controller1|state.s_wait_reset~1_combout ;
wire \FLASHMEM_Controller1|state.s_wait_reset~2_combout ;
wire \FLASHMEM_Controller1|state.s_wait_reset~q ;
wire \FLASHMEM_Controller1|Selector47~0_combout ;
wire \FLASHMEM_Controller1|reset_done~q ;
wire \DRAM_Controller1|Add0~0_combout ;
wire \DRAM_Controller1|Add0~47_combout ;
wire \DRAM_Controller1|Add0~1 ;
wire \DRAM_Controller1|Add0~2_combout ;
wire \DRAM_Controller1|Add0~45_combout ;
wire \DRAM_Controller1|Add0~3 ;
wire \DRAM_Controller1|Add0~4_combout ;
wire \DRAM_Controller1|Add0~6_combout ;
wire \DRAM_Controller1|Add0~5 ;
wire \DRAM_Controller1|Add0~7_combout ;
wire \DRAM_Controller1|Add0~46_combout ;
wire \DRAM_Controller1|Add0~8 ;
wire \DRAM_Controller1|Add0~9_combout ;
wire \DRAM_Controller1|Add0~11_combout ;
wire \DRAM_Controller1|Add0~10 ;
wire \DRAM_Controller1|Add0~12_combout ;
wire \DRAM_Controller1|Add0~14_combout ;
wire \DRAM_Controller1|Add0~13 ;
wire \DRAM_Controller1|Add0~15_combout ;
wire \DRAM_Controller1|Add0~17_combout ;
wire \DRAM_Controller1|Add0~16 ;
wire \DRAM_Controller1|Add0~18_combout ;
wire \DRAM_Controller1|Add0~23_combout ;
wire \DRAM_Controller1|Add0~19 ;
wire \DRAM_Controller1|Add0~20_combout ;
wire \DRAM_Controller1|Add0~22_combout ;
wire \DRAM_Controller1|Add0~21 ;
wire \DRAM_Controller1|Add0~24_combout ;
wire \DRAM_Controller1|Add0~26_combout ;
wire \DRAM_Controller1|Add0~25 ;
wire \DRAM_Controller1|Add0~27_combout ;
wire \DRAM_Controller1|Add0~29_combout ;
wire \DRAM_Controller1|Add0~28 ;
wire \DRAM_Controller1|Add0~30_combout ;
wire \DRAM_Controller1|Add0~32_combout ;
wire \DRAM_Controller1|Add0~31 ;
wire \DRAM_Controller1|Add0~33_combout ;
wire \DRAM_Controller1|Add0~35_combout ;
wire \DRAM_Controller1|Equal2~1_combout ;
wire \DRAM_Controller1|Equal2~0_combout ;
wire \DRAM_Controller1|Add0~34 ;
wire \DRAM_Controller1|Add0~36_combout ;
wire \DRAM_Controller1|Add0~38_combout ;
wire \DRAM_Controller1|Add0~37 ;
wire \DRAM_Controller1|Add0~39_combout ;
wire \DRAM_Controller1|Add0~41_combout ;
wire \DRAM_Controller1|Add0~40 ;
wire \DRAM_Controller1|Add0~42_combout ;
wire \DRAM_Controller1|Add0~44_combout ;
wire \DRAM_Controller1|Equal2~2_combout ;
wire \DRAM_Controller1|Equal2~3_combout ;
wire \DRAM_Controller1|Equal1~0_combout ;
wire \DRAM_Controller1|Equal5~0_combout ;
wire \DRAM_Controller1|state~44_combout ;
wire \DRAM_Controller1|state.s_startup~q ;
wire \DRAM_Controller1|Selector40~0_combout ;
wire \DRAM_Controller1|ready_for_new~q ;
wire \Selector3~0_combout ;
wire \state.s_init_wait~feeder_combout ;
wire \state.s_init_wait~q ;
wire \Selector4~0_combout ;
wire \state.s_idle~q ;
wire \Selector0~0_combout ;
wire \pll_reset~q ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \DRAM_Controller1|iob_cke~0_combout ;
wire \DRAM_Controller1|iob_cke~q ;
wire \DRAM_Controller1|Equal1~1_combout ;
wire \DRAM_Controller1|Equal3~0_combout ;
wire \DRAM_Controller1|Equal3~1_combout ;
wire \DRAM_Controller1|Selector2~0_combout ;
wire \DRAM_Controller1|Equal4~0_combout ;
wire \DRAM_Controller1|Equal2~4_combout ;
wire \DRAM_Controller1|Selector2~1_combout ;
wire \DRAM_Controller1|Add1~0_combout ;
wire \DRAM_Controller1|Add1~1 ;
wire \DRAM_Controller1|Add1~2_combout ;
wire \DRAM_Controller1|refresh_count~1_combout ;
wire \DRAM_Controller1|Add1~3 ;
wire \DRAM_Controller1|Add1~4_combout ;
wire \DRAM_Controller1|refresh_count~0_combout ;
wire \DRAM_Controller1|Add1~5 ;
wire \DRAM_Controller1|Add1~6_combout ;
wire \DRAM_Controller1|Add1~7 ;
wire \DRAM_Controller1|Add1~8_combout ;
wire \DRAM_Controller1|Add1~9 ;
wire \DRAM_Controller1|Add1~10_combout ;
wire \DRAM_Controller1|Add1~11 ;
wire \DRAM_Controller1|Add1~12_combout ;
wire \DRAM_Controller1|Add1~13 ;
wire \DRAM_Controller1|Add1~14_combout ;
wire \DRAM_Controller1|refresh_count~2_combout ;
wire \DRAM_Controller1|Add1~15 ;
wire \DRAM_Controller1|Add1~16_combout ;
wire \DRAM_Controller1|refresh_count~3_combout ;
wire \DRAM_Controller1|Add1~17 ;
wire \DRAM_Controller1|Add1~18_combout ;
wire \DRAM_Controller1|Equal0~0_combout ;
wire \DRAM_Controller1|Equal0~1_combout ;
wire \DRAM_Controller1|Equal0~2_combout ;
wire \DRAM_Controller1|Selector18~0_combout ;
wire \DRAM_Controller1|pending_refresh~q ;
wire \DRAM_Controller1|Selector23~0_combout ;
wire \DRAM_Controller1|state.s_idle_in_6~q ;
wire \DRAM_Controller1|state~49_combout ;
wire \DRAM_Controller1|state.s_idle_in_5~q ;
wire \DRAM_Controller1|state~48_combout ;
wire \DRAM_Controller1|state.s_idle_in_4~q ;
wire \DRAM_Controller1|state~47_combout ;
wire \DRAM_Controller1|state.s_idle_in_3~q ;
wire \DRAM_Controller1|state~46_combout ;
wire \DRAM_Controller1|state.s_idle_in_2~q ;
wire \DRAM_Controller1|state~45_combout ;
wire \DRAM_Controller1|state.s_idle_in_1~q ;
wire \DRAM_Controller1|Selector29~0_combout ;
wire \DRAM_Controller1|Selector29~1_combout ;
wire \DRAM_Controller1|state.s_idle~q ;
wire \DRAM_Controller1|iob_command~0_combout ;
wire \DRAM_Controller1|Selector1~3_combout ;
wire \DRAM_Controller1|Selector1~2_combout ;
wire \DRAM_Controller1|Selector0~0_combout ;
wire \DRAM_Controller1|Selector15~0_combout ;
wire \DRAM_Controller1|iob_address[0]~feeder_combout ;
wire \DRAM_Controller1|Selector5~0_combout ;
wire \DRAM_Controller1|iob_dqm[1]~feeder_combout ;
wire \DRAM_Controller1|iob_dqm[0]~feeder_combout ;
wire \UART_Controller1|tx_baud_counter[0]~10_combout ;
wire \UART_Controller1|tx_baud_counter[3]~18_combout ;
wire \UART_Controller1|tx_baud_counter[0]~11 ;
wire \UART_Controller1|tx_baud_counter[1]~12_combout ;
wire \UART_Controller1|tx_baud_counter[1]~13 ;
wire \UART_Controller1|tx_baud_counter[2]~14_combout ;
wire \UART_Controller1|tx_baud_counter[2]~15 ;
wire \UART_Controller1|tx_baud_counter[3]~16_combout ;
wire \UART_Controller1|Equal4~0_combout ;
wire \UART_Controller1|tx_baud_counter[3]~17 ;
wire \UART_Controller1|tx_baud_counter[4]~19_combout ;
wire \UART_Controller1|tx_baud_counter[4]~20 ;
wire \UART_Controller1|tx_baud_counter[5]~21_combout ;
wire \UART_Controller1|tx_baud_counter[5]~22 ;
wire \UART_Controller1|tx_baud_counter[6]~23_combout ;
wire \UART_Controller1|tx_baud_counter[6]~24 ;
wire \UART_Controller1|tx_baud_counter[7]~25_combout ;
wire \UART_Controller1|tx_baud_counter[7]~26 ;
wire \UART_Controller1|tx_baud_counter[8]~27_combout ;
wire \UART_Controller1|tx_baud_counter[8]~28 ;
wire \UART_Controller1|tx_baud_counter[9]~29_combout ;
wire \UART_Controller1|Equal4~1_combout ;
wire \UART_Controller1|Equal4~2_combout ;
wire \UART_Controller1|tx_baud_tick~0_combout ;
wire \UART_Controller1|tx_baud_tick~q ;
wire \UART_Controller1|uart_tx_count[0]~0_combout ;
wire \UART_Controller1|uart_tx_count~3_combout ;
wire \UART_Controller1|uart_tx_count[0]~2_combout ;
wire \UART_Controller1|uart_tx_count~4_combout ;
wire \UART_Controller1|uart_tx_count~1_combout ;
wire \UART_Controller1|uart_tx_state~8_combout ;
wire \UART_Controller1|uart_tx_state~9_combout ;
wire \UART_Controller1|uart_tx_state~10_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ;
wire \UART_Controller1|uart_tx_state~11_combout ;
wire \UART_Controller1|uart_tx_state~12_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_data~q ;
wire \UART_Controller1|uart_tx_data~0_combout ;
wire \UART_Controller1|uart_tx_data~1_combout ;
wire \UART_Controller1|uart_tx_data~q ;
wire \FLASHMEM_Controller1|Selector48~0_combout ;
wire \FLASHMEM_Controller1|Selector48~1_combout ;
wire \FLASHMEM_Controller1|iob_flash_cs~q ;
wire \FLASHMEM_Controller1|Selector5~1_combout ;
wire \FLASHMEM_Controller1|Selector5~2_combout ;
wire \FLASHMEM_Controller1|sck_sched_fall~q ;
wire \FLASHMEM_Controller1|sck_en_fall~0_combout ;
wire \FLASHMEM_Controller1|sck_en_fall~q ;
wire \FLASHMEM_Controller1|Selector38~0_combout ;
wire \FLASHMEM_Controller1|sck_en~q ;
wire \FLASHMEM_Controller1|sck~0_combout ;
wire \FLASHMEM_Controller1|Selector63~0_combout ;
wire \FLASHMEM_Controller1|Selector63~1_combout ;
wire \FLASHMEM_Controller1|Selector63~2_combout ;
wire \FLASHMEM_Controller1|Selector63~3_combout ;
wire \FLASHMEM_Controller1|iob_mosi~q ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \DRAM_Controller1|startup_wait_count ;
wire [31:0] \FLASHMEM_Controller1|shift_reg_idx ;
wire [3:0] \DRAM_Controller1|iob_command ;
wire [9:0] \UART_Controller1|tx_baud_counter ;
wire [7:0] \FLASHMEM_Controller1|flash_status ;
wire [12:0] \DRAM_Controller1|iob_address ;
wire [1:0] \DRAM_Controller1|iob_dqm ;
wire [7:0] \FLASHMEM_Controller1|flash_opcode ;
wire [9:0] \DRAM_Controller1|refresh_count ;
wire [2:0] \UART_Controller1|uart_tx_count ;
wire [31:0] \UART_Link1|iob_fmem_instruction ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(\DRAM_Controller1|iob_cke~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(!\DRAM_Controller1|iob_command [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(!\DRAM_Controller1|iob_command [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(!\DRAM_Controller1|iob_command [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \SDRAM_A0~output (
	.i(\DRAM_Controller1|iob_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A0),
	.obar());
// synopsys translate_off
defparam \SDRAM_A0~output .bus_hold = "false";
defparam \SDRAM_A0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \SDRAM_A1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A1),
	.obar());
// synopsys translate_off
defparam \SDRAM_A1~output .bus_hold = "false";
defparam \SDRAM_A1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \SDRAM_A2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A2),
	.obar());
// synopsys translate_off
defparam \SDRAM_A2~output .bus_hold = "false";
defparam \SDRAM_A2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \SDRAM_A3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A3),
	.obar());
// synopsys translate_off
defparam \SDRAM_A3~output .bus_hold = "false";
defparam \SDRAM_A3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SDRAM_A4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A4),
	.obar());
// synopsys translate_off
defparam \SDRAM_A4~output .bus_hold = "false";
defparam \SDRAM_A4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SDRAM_A5~output (
	.i(\DRAM_Controller1|iob_address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A5),
	.obar());
// synopsys translate_off
defparam \SDRAM_A5~output .bus_hold = "false";
defparam \SDRAM_A5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SDRAM_A6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A6),
	.obar());
// synopsys translate_off
defparam \SDRAM_A6~output .bus_hold = "false";
defparam \SDRAM_A6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SDRAM_A7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A7),
	.obar());
// synopsys translate_off
defparam \SDRAM_A7~output .bus_hold = "false";
defparam \SDRAM_A7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \SDRAM_A8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A8),
	.obar());
// synopsys translate_off
defparam \SDRAM_A8~output .bus_hold = "false";
defparam \SDRAM_A8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SDRAM_A9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A9),
	.obar());
// synopsys translate_off
defparam \SDRAM_A9~output .bus_hold = "false";
defparam \SDRAM_A9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \SDRAM_A10~output (
	.i(\DRAM_Controller1|iob_address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A10),
	.obar());
// synopsys translate_off
defparam \SDRAM_A10~output .bus_hold = "false";
defparam \SDRAM_A10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SDRAM_A11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A11),
	.obar());
// synopsys translate_off
defparam \SDRAM_A11~output .bus_hold = "false";
defparam \SDRAM_A11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SDRAM_A12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A12),
	.obar());
// synopsys translate_off
defparam \SDRAM_A12~output .bus_hold = "false";
defparam \SDRAM_A12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SDRAM_BA0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA0),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA0~output .bus_hold = "false";
defparam \SDRAM_BA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \SDRAM_BA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA1),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA1~output .bus_hold = "false";
defparam \SDRAM_BA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQML~output (
	.i(\DRAM_Controller1|iob_dqm [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQML),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SDRAM_DQMH~output (
	.i(\DRAM_Controller1|iob_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQMH),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RXD~output (
	.i(!\UART_Controller1|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RXD),
	.obar());
// synopsys translate_off
defparam \RXD~output .bus_hold = "false";
defparam \RXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \FLASH_CS~output (
	.i(!\FLASHMEM_Controller1|iob_flash_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CS),
	.obar());
// synopsys translate_off
defparam \FLASH_CS~output .bus_hold = "false";
defparam \FLASH_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \FLASH_WP~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_WP),
	.obar());
// synopsys translate_off
defparam \FLASH_WP~output .bus_hold = "false";
defparam \FLASH_WP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \FLASH_CLK~output (
	.i(\FLASHMEM_Controller1|sck~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CLK),
	.obar());
// synopsys translate_off
defparam \FLASH_CLK~output .bus_hold = "false";
defparam \FLASH_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \FLASH_DI~output (
	.i(\FLASHMEM_Controller1|iob_mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_DI),
	.obar());
// synopsys translate_off
defparam \FLASH_DI~output .bus_hold = "false";
defparam \FLASH_DI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_DP),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_G),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_C),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_D),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ0),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ1),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ2),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ3),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ4),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ5),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ6),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ7),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ8),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ9),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ10),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ11),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ12),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ13),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ14),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ15),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \state.s_idle~feeder (
// Equation(s):
// \state.s_idle~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_idle~feeder .lut_mask = 16'hFFFF;
defparam \state.s_idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \state.s_init_pll~feeder (
// Equation(s):
// \state.s_init_pll~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init_pll~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init_pll~feeder .lut_mask = 16'hFFFF;
defparam \state.s_init_pll~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \state.s_init_pll (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init_pll~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_pll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_pll .is_wysiwyg = "true";
defparam \state.s_init_pll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \state.s_init~0 (
// Equation(s):
// \state.s_init~0_combout  = !\state.s_init_pll~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\state.s_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init~0 .lut_mask = 16'h00FF;
defparam \state.s_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init .is_wysiwyg = "true";
defparam \state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.s_init~q ) # ((\restart_system~q  & ((\state.s_idle~q ) # (!\state.s_init_pll~q ))))

	.dataa(\state.s_idle~q ),
	.datab(\state.s_init~q ),
	.datac(\restart_system~q ),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hECFC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \restart_system~feeder (
// Equation(s):
// \restart_system~feeder_combout  = \Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\restart_system~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \restart_system~feeder .lut_mask = 16'hFF00;
defparam \restart_system~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N3
dffeas restart_system(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\restart_system~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restart_system~q ),
	.prn(vcc));
// synopsys translate_off
defparam restart_system.is_wysiwyg = "true";
defparam restart_system.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|busy_wait~0 (
// Equation(s):
// \FLASHMEM_Controller1|busy_wait~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & ((\FLASHMEM_Controller1|state.s_control~q  & (\FLASHMEM_Controller1|state~14_combout )) # (!\FLASHMEM_Controller1|state.s_control~q  & 
// ((\FLASHMEM_Controller1|busy_wait~q ))))) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (((\FLASHMEM_Controller1|busy_wait~q ))))

	.dataa(\FLASHMEM_Controller1|state~14_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|busy_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|busy_wait~0 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|busy_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \FLASHMEM_Controller1|busy_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|busy_wait~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|busy_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|busy_wait .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|busy_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[0]~33 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[0]~33_combout  = \FLASHMEM_Controller1|shift_reg_idx [0] $ (VCC)
// \FLASHMEM_Controller1|shift_reg_idx[0]~34  = CARRY(\FLASHMEM_Controller1|shift_reg_idx [0])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[0]~34 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~33 .lut_mask = 16'h33CC;
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[1]~35 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[1]~35_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx[0]~34 )) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx[0]~34 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[1]~36  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[0]~34 ) # (!\FLASHMEM_Controller1|shift_reg_idx [1]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[0]~34 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[1]~36 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[1]~35 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[6]~32 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[6]~32_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_null~q  & \FLASHMEM_Controller1|state.s_control~q )

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\FLASHMEM_Controller1|state.s_control~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~32 .lut_mask = 16'hC0C0;
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector3~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector3~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & !\FLASHMEM_Controller1|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector3~0 .lut_mask = 16'h00F0;
defparam \FLASHMEM_Controller1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[23]~83 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[23]~83_combout  = (\FLASHMEM_Controller1|shift_reg_idx [23] & (!\FLASHMEM_Controller1|shift_reg_idx[22]~82 )) # (!\FLASHMEM_Controller1|shift_reg_idx [23] & ((\FLASHMEM_Controller1|shift_reg_idx[22]~82 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[23]~84  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[22]~82 ) # (!\FLASHMEM_Controller1|shift_reg_idx [23]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[22]~82 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[23]~84 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~83 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[24]~85 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[24]~85_combout  = (\FLASHMEM_Controller1|shift_reg_idx [24] & (\FLASHMEM_Controller1|shift_reg_idx[23]~84  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [24] & (!\FLASHMEM_Controller1|shift_reg_idx[23]~84  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[24]~86  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [24] & !\FLASHMEM_Controller1|shift_reg_idx[23]~84 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[23]~84 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[24]~86 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[24]~85 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[24]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \FLASHMEM_Controller1|shift_reg_idx[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[24] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[25]~87 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[25]~87_combout  = (\FLASHMEM_Controller1|shift_reg_idx [25] & (!\FLASHMEM_Controller1|shift_reg_idx[24]~86 )) # (!\FLASHMEM_Controller1|shift_reg_idx [25] & ((\FLASHMEM_Controller1|shift_reg_idx[24]~86 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[25]~88  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[24]~86 ) # (!\FLASHMEM_Controller1|shift_reg_idx [25]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[24]~86 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[25]~88 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[25]~87 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[25]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \FLASHMEM_Controller1|shift_reg_idx[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[25] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[26]~89 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[26]~89_combout  = (\FLASHMEM_Controller1|shift_reg_idx [26] & (\FLASHMEM_Controller1|shift_reg_idx[25]~88  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [26] & (!\FLASHMEM_Controller1|shift_reg_idx[25]~88  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[26]~90  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [26] & !\FLASHMEM_Controller1|shift_reg_idx[25]~88 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[25]~88 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[26]~90 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[26]~89 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[26]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \FLASHMEM_Controller1|shift_reg_idx[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[26] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[27]~91 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[27]~91_combout  = (\FLASHMEM_Controller1|shift_reg_idx [27] & (!\FLASHMEM_Controller1|shift_reg_idx[26]~90 )) # (!\FLASHMEM_Controller1|shift_reg_idx [27] & ((\FLASHMEM_Controller1|shift_reg_idx[26]~90 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[27]~92  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[26]~90 ) # (!\FLASHMEM_Controller1|shift_reg_idx [27]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[26]~90 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[27]~92 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[27]~91 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[27]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \FLASHMEM_Controller1|shift_reg_idx[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[27] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[28]~93 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[28]~93_combout  = (\FLASHMEM_Controller1|shift_reg_idx [28] & (\FLASHMEM_Controller1|shift_reg_idx[27]~92  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [28] & (!\FLASHMEM_Controller1|shift_reg_idx[27]~92  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[28]~94  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [28] & !\FLASHMEM_Controller1|shift_reg_idx[27]~92 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[27]~92 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[28]~94 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[28]~93 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[28]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \FLASHMEM_Controller1|shift_reg_idx[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[28] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[29]~95 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[29]~95_combout  = (\FLASHMEM_Controller1|shift_reg_idx [29] & (!\FLASHMEM_Controller1|shift_reg_idx[28]~94 )) # (!\FLASHMEM_Controller1|shift_reg_idx [29] & ((\FLASHMEM_Controller1|shift_reg_idx[28]~94 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[29]~96  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[28]~94 ) # (!\FLASHMEM_Controller1|shift_reg_idx [29]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[28]~94 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[29]~96 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[29]~95 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[29]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \FLASHMEM_Controller1|shift_reg_idx[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[29] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[30]~97 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[30]~97_combout  = (\FLASHMEM_Controller1|shift_reg_idx [30] & (\FLASHMEM_Controller1|shift_reg_idx[29]~96  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [30] & (!\FLASHMEM_Controller1|shift_reg_idx[29]~96  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[30]~98  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [30] & !\FLASHMEM_Controller1|shift_reg_idx[29]~96 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[29]~96 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[30]~98 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[30]~97 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[30]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \FLASHMEM_Controller1|shift_reg_idx[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[30] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[31]~99 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[31]~99_combout  = \FLASHMEM_Controller1|shift_reg_idx [31] $ (\FLASHMEM_Controller1|shift_reg_idx[30]~98 )

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[30]~98 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~99 .lut_mask = 16'h5A5A;
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \FLASHMEM_Controller1|shift_reg_idx[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~6 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~6_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [31] & (!\FLASHMEM_Controller1|shift_reg_idx [30] & (!\FLASHMEM_Controller1|shift_reg_idx [28] & !\FLASHMEM_Controller1|shift_reg_idx [29])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~6 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~5 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~5_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [24] & (!\FLASHMEM_Controller1|shift_reg_idx [27] & (!\FLASHMEM_Controller1|shift_reg_idx [26] & !\FLASHMEM_Controller1|shift_reg_idx [25])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~5 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~7 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~7_combout  = (\FLASHMEM_Controller1|main_proc~6_combout  & \FLASHMEM_Controller1|main_proc~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|main_proc~6_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~7 .lut_mask = 16'hF000;
defparam \FLASHMEM_Controller1|main_proc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal0~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal0~0_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [5] & (!\FLASHMEM_Controller1|shift_reg_idx [7] & (!\FLASHMEM_Controller1|shift_reg_idx [6] & !\FLASHMEM_Controller1|shift_reg_idx [3])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal0~0 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal0~1 (
// Equation(s):
// \FLASHMEM_Controller1|Equal0~1_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [9] & (!\FLASHMEM_Controller1|shift_reg_idx [10] & (\FLASHMEM_Controller1|Equal0~0_combout  & !\FLASHMEM_Controller1|shift_reg_idx [8])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datac(\FLASHMEM_Controller1|Equal0~0_combout ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal0~1 .lut_mask = 16'h0010;
defparam \FLASHMEM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal0~2 (
// Equation(s):
// \FLASHMEM_Controller1|Equal0~2_combout  = (((\FLASHMEM_Controller1|shift_reg_idx [4]) # (!\FLASHMEM_Controller1|Equal0~1_combout )) # (!\FLASHMEM_Controller1|main_proc~7_combout )) # (!\FLASHMEM_Controller1|main_proc~4_combout )

	.dataa(\FLASHMEM_Controller1|main_proc~4_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~7_combout ),
	.datac(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal0~2 .lut_mask = 16'hFF7F;
defparam \FLASHMEM_Controller1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout  = !\FLASHMEM_Controller1|trans_state.s_trans_null~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 .lut_mask = 16'h0F0F;
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~12 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~12_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & (((\FLASHMEM_Controller1|Equal0~2_combout )))) # (!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & ((\FLASHMEM_Controller1|Equal2~0_combout ) # 
// ((\FLASHMEM_Controller1|trans_state.s_trans_data~q ))))

	.dataa(\FLASHMEM_Controller1|Equal2~0_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~12 .lut_mask = 16'hFE32;
defparam \FLASHMEM_Controller1|trans_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~13 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~13_combout  = (\FLASHMEM_Controller1|trans_state~12_combout  & (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|trans_state.s_trans_null~q ))

	.dataa(\FLASHMEM_Controller1|trans_state~12_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~13 .lut_mask = 16'h2020;
defparam \FLASHMEM_Controller1|trans_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~14 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~14_combout  = (\FLASHMEM_Controller1|state.s_control~q  & (((!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & \FLASHMEM_Controller1|Selector5~0_combout )) # (!\FLASHMEM_Controller1|trans_state~13_combout )))

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(\FLASHMEM_Controller1|trans_state~13_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~14 .lut_mask = 16'h2A22;
defparam \FLASHMEM_Controller1|trans_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \FLASHMEM_Controller1|trans_state.s_trans_opcode (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|trans_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~0_combout  = (!\FLASHMEM_Controller1|Equal0~2_combout  & \FLASHMEM_Controller1|trans_state.s_trans_opcode~q )

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|Equal0~2_combout ),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~0 .lut_mask = 16'h3300;
defparam \FLASHMEM_Controller1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[2]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[2]~feeder_combout  = \UART_Link1|state.s_fmem_write_enable~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_write_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_instruction[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \uart_link_enable~feeder (
// Equation(s):
// \uart_link_enable~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_link_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_link_enable~feeder .lut_mask = 16'hFFFF;
defparam \uart_link_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas uart_link_enable(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_link_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_link_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_link_enable.is_wysiwyg = "true";
defparam uart_link_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout  = !\UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 .lut_mask = 16'h0F0F;
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state~30 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state~30_combout  = (\uart_link_enable~q  & (!\UART_Link1|fmem_returned~q  & ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q ))))

	.dataa(\uart_link_enable~q ),
	.datab(\UART_Link1|fmem_returned~q ),
	.datac(\UART_Link1|state.s_fmem_write_page~q ),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state~30 .lut_mask = 16'h2220;
defparam \UART_Link1|fmem_write_enable_next_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_write_enable_next_state~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~30 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~30_combout  = (\UART_Link1|state.s_fmem_write_enable~q  & \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q )

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(gnd),
	.datac(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~30 .lut_mask = 16'hA0A0;
defparam \UART_Link1|fmem_wait_next_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \UART_Link1|fmem_wait_next_state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \UART_Link1|state~30 (
// Equation(s):
// \UART_Link1|state~30_combout  = (\UART_Link1|state.s_fmem_control_wait~q  & \UART_Link1|fmem_wait_next_state.s_fmem_write_page~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_control_wait~q ),
	.datad(\UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~30 .lut_mask = 16'hF000;
defparam \UART_Link1|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state.s_listen~0 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state.s_listen~0_combout  = (\UART_Link1|fmem_write_enable_next_state.s_listen~q ) # ((\uart_link_enable~q  & \UART_Link1|Selector135~1_combout ))

	.dataa(gnd),
	.datab(\uart_link_enable~q ),
	.datac(\UART_Link1|fmem_write_enable_next_state.s_listen~q ),
	.datad(\UART_Link1|Selector135~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state.s_listen~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_listen~0 .lut_mask = 16'hFCF0;
defparam \UART_Link1|fmem_write_enable_next_state.s_listen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \UART_Link1|fmem_write_enable_next_state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state.s_listen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~32 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~32_combout  = (\UART_Link1|fmem_write_enable_next_state.s_listen~q  & \UART_Link1|state.s_fmem_write_enable~q )

	.dataa(gnd),
	.datab(\UART_Link1|fmem_write_enable_next_state.s_listen~q ),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_write_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~32 .lut_mask = 16'hCC00;
defparam \UART_Link1|fmem_wait_next_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \UART_Link1|fmem_wait_next_state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \UART_Link1|state~35 (
// Equation(s):
// \UART_Link1|state~35_combout  = (\UART_Link1|state.s_listen~q  & (((\UART_Link1|fmem_wait_next_state.s_listen~q ) # (!\UART_Link1|state~34_combout )) # (!\uart_link_enable~q )))

	.dataa(\uart_link_enable~q ),
	.datab(\UART_Link1|state~34_combout ),
	.datac(\UART_Link1|state.s_listen~q ),
	.datad(\UART_Link1|fmem_wait_next_state.s_listen~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~35 .lut_mask = 16'hF070;
defparam \UART_Link1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \UART_Link1|state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \UART_Link1|state~31 (
// Equation(s):
// \UART_Link1|state~31_combout  = (\UART_Link1|state.s_listen~q  & (\uart_link_enable~q  & ((\FLASHMEM_Controller1|ready~q ) # (!\UART_Link1|state.s_fmem_control_wait~q ))))

	.dataa(\UART_Link1|state.s_listen~q ),
	.datab(\FLASHMEM_Controller1|ready~q ),
	.datac(\uart_link_enable~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~31 .lut_mask = 16'h80A0;
defparam \UART_Link1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \UART_Link1|state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \UART_Link1|Selector135~0 (
// Equation(s):
// \UART_Link1|Selector135~0_combout  = (!\UART_Link1|state.s_fmem_write_page~q  & !\UART_Link1|state.s_fmem_erase_sector~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_write_page~q ),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector135~0 .lut_mask = 16'h000F;
defparam \UART_Link1|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[1]~0 (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[1]~0_combout  = (\uart_link_enable~q  & (!\UART_Link1|Selector135~1_combout  & ((\UART_Link1|state.s_fmem_write_enable~q ) # (!\UART_Link1|Selector135~0_combout ))))

	.dataa(\uart_link_enable~q ),
	.datab(\UART_Link1|Selector135~1_combout ),
	.datac(\UART_Link1|Selector135~0_combout ),
	.datad(\UART_Link1|state.s_fmem_write_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[1]~0 .lut_mask = 16'h2202;
defparam \UART_Link1|iob_fmem_instruction[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \UART_Link1|iob_fmem_instruction[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_instruction[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[2] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~4 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~4_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_null~q ) # (\UART_Link1|iob_fmem_instruction [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(\UART_Link1|iob_fmem_instruction [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~4 .lut_mask = 16'hFFF0;
defparam \FLASHMEM_Controller1|flash_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \FLASHMEM_Controller1|flash_opcode[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|state~12 (
// Equation(s):
// \FLASHMEM_Controller1|state~12_combout  = (\FLASHMEM_Controller1|flash_opcode [2]) # ((\FLASHMEM_Controller1|flash_opcode [0]) # (\FLASHMEM_Controller1|flash_opcode [5] $ (!\FLASHMEM_Controller1|flash_opcode [1])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [5]),
	.datab(\FLASHMEM_Controller1|flash_opcode [1]),
	.datac(\FLASHMEM_Controller1|flash_opcode [2]),
	.datad(\FLASHMEM_Controller1|flash_opcode [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~12 .lut_mask = 16'hFFF9;
defparam \FLASHMEM_Controller1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode[0]~1 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode[0]~1_combout  = (!\FLASHMEM_Controller1|busy_wait~q  & \FLASHMEM_Controller1|state.s_control~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0]~1 .lut_mask = 16'h0F00;
defparam \FLASHMEM_Controller1|flash_opcode[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode[0]~2 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode[0]~2_combout  = (\FLASHMEM_Controller1|flash_opcode[0]~1_combout  & (((!\FLASHMEM_Controller1|state~12_combout  & \FLASHMEM_Controller1|trans_state.s_trans_finish~q )) # (!\FLASHMEM_Controller1|trans_state.s_trans_null~q 
// )))

	.dataa(\FLASHMEM_Controller1|state~12_combout ),
	.datab(\FLASHMEM_Controller1|flash_opcode[0]~1_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0]~2 .lut_mask = 16'h40CC;
defparam \FLASHMEM_Controller1|flash_opcode[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \FLASHMEM_Controller1|flash_opcode[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal6~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal6~0_combout  = (\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|flash_opcode [1] & (!\FLASHMEM_Controller1|flash_opcode [2] & !\FLASHMEM_Controller1|flash_opcode [0])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [5]),
	.datab(\FLASHMEM_Controller1|flash_opcode [1]),
	.datac(\FLASHMEM_Controller1|flash_opcode [2]),
	.datad(\FLASHMEM_Controller1|flash_opcode [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal6~0 .lut_mask = 16'h0002;
defparam \FLASHMEM_Controller1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector3~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector3~1_combout  = (\FLASHMEM_Controller1|Selector3~0_combout  & (((\FLASHMEM_Controller1|Selector2~0_combout  & \FLASHMEM_Controller1|Equal4~0_combout )) # (!\FLASHMEM_Controller1|Equal6~0_combout ))) # 
// (!\FLASHMEM_Controller1|Selector3~0_combout  & (\FLASHMEM_Controller1|Selector2~0_combout  & (\FLASHMEM_Controller1|Equal4~0_combout )))

	.dataa(\FLASHMEM_Controller1|Selector3~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|Equal4~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector3~1 .lut_mask = 16'hC0EA;
defparam \FLASHMEM_Controller1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~9 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~9_combout  = (\FLASHMEM_Controller1|shift_reg_idx [5] & (\FLASHMEM_Controller1|shift_reg_idx [7] & (\FLASHMEM_Controller1|shift_reg_idx [6] & \FLASHMEM_Controller1|shift_reg_idx [4])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~9 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|main_proc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~8 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~8_combout  = (\FLASHMEM_Controller1|flash_opcode [1] & (\FLASHMEM_Controller1|shift_reg_idx [3] & (!\FLASHMEM_Controller1|flash_opcode [2] & !\FLASHMEM_Controller1|flash_opcode [5])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(\FLASHMEM_Controller1|flash_opcode [2]),
	.datad(\FLASHMEM_Controller1|flash_opcode [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~8 .lut_mask = 16'h0008;
defparam \FLASHMEM_Controller1|main_proc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~10 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~10_combout  = (\FLASHMEM_Controller1|main_proc~6_combout  & (\FLASHMEM_Controller1|main_proc~9_combout  & (\FLASHMEM_Controller1|main_proc~8_combout  & \FLASHMEM_Controller1|main_proc~5_combout )))

	.dataa(\FLASHMEM_Controller1|main_proc~6_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~9_combout ),
	.datac(\FLASHMEM_Controller1|main_proc~8_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~10 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|main_proc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~11 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~11_combout  = (\FLASHMEM_Controller1|shift_reg_idx [9] & (\FLASHMEM_Controller1|shift_reg_idx [10] & (\FLASHMEM_Controller1|main_proc~10_combout  & \FLASHMEM_Controller1|main_proc~4_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datac(\FLASHMEM_Controller1|main_proc~10_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~4_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~11 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|main_proc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~12 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~12_combout  = (\FLASHMEM_Controller1|shift_reg_idx [8] & ((\FLASHMEM_Controller1|main_proc~11_combout ) # ((!\FLASHMEM_Controller1|Equal0~2_combout  & \FLASHMEM_Controller1|Equal4~0_combout )))) # 
// (!\FLASHMEM_Controller1|shift_reg_idx [8] & (!\FLASHMEM_Controller1|Equal0~2_combout  & (\FLASHMEM_Controller1|Equal4~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.datab(\FLASHMEM_Controller1|Equal0~2_combout ),
	.datac(\FLASHMEM_Controller1|Equal4~0_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~11_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~12 .lut_mask = 16'hBA30;
defparam \FLASHMEM_Controller1|main_proc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector3~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector3~2_combout  = (\FLASHMEM_Controller1|Selector3~1_combout ) # ((\FLASHMEM_Controller1|trans_state.s_trans_data~q  & !\FLASHMEM_Controller1|main_proc~12_combout ))

	.dataa(\FLASHMEM_Controller1|Selector3~1_combout ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|main_proc~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector3~2 .lut_mask = 16'hAAFA;
defparam \FLASHMEM_Controller1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \FLASHMEM_Controller1|trans_state.s_trans_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|Selector3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_data .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & \FLASHMEM_Controller1|main_proc~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|main_proc~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~0 .lut_mask = 16'hF000;
defparam \FLASHMEM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[23]~43 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[23]~43_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & ((\FLASHMEM_Controller1|Equal2~0_combout ))) # (!\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (\FLASHMEM_Controller1|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|Equal0~2_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~43 .lut_mask = 16'hFC0C;
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[0]~45 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[0]~45_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (((!\FLASHMEM_Controller1|Equal6~0_combout )))) # (!\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & 
// (((!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q )) # (!\FLASHMEM_Controller1|Equal1~0_combout )))

	.dataa(\FLASHMEM_Controller1|Equal1~0_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~45 .lut_mask = 16'h13DF;
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[0]~46 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[0]~46_combout  = (\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout  & (!\FLASHMEM_Controller1|Selector5~0_combout  & ((\FLASHMEM_Controller1|shift_reg_idx[23]~43_combout ) # 
// (\FLASHMEM_Controller1|shift_reg_idx[0]~45_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.datab(\FLASHMEM_Controller1|Selector5~0_combout ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx[23]~43_combout ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx[0]~45_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~46 .lut_mask = 16'h2220;
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \FLASHMEM_Controller1|shift_reg_idx[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[2]~37 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[2]~37_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx[1]~36  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx[1]~36  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[2]~38  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [2] & !\FLASHMEM_Controller1|shift_reg_idx[1]~36 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[1]~36 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[2]~38 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[2]~37 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \FLASHMEM_Controller1|shift_reg_idx[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[3]~39 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[3]~39_combout  = (\FLASHMEM_Controller1|shift_reg_idx [3] & (!\FLASHMEM_Controller1|shift_reg_idx[2]~38 )) # (!\FLASHMEM_Controller1|shift_reg_idx [3] & ((\FLASHMEM_Controller1|shift_reg_idx[2]~38 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[3]~40  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[2]~38 ) # (!\FLASHMEM_Controller1|shift_reg_idx [3]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[2]~38 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[3]~40 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[3]~39 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \FLASHMEM_Controller1|shift_reg_idx[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[4]~41 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[4]~41_combout  = (\FLASHMEM_Controller1|shift_reg_idx [4] & (\FLASHMEM_Controller1|shift_reg_idx[3]~40  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [4] & (!\FLASHMEM_Controller1|shift_reg_idx[3]~40  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[4]~42  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [4] & !\FLASHMEM_Controller1|shift_reg_idx[3]~40 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[3]~40 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[4]~41_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[4]~42 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[4]~41 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \FLASHMEM_Controller1|shift_reg_idx[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[5]~47 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[5]~47_combout  = (\FLASHMEM_Controller1|shift_reg_idx [5] & (!\FLASHMEM_Controller1|shift_reg_idx[4]~42 )) # (!\FLASHMEM_Controller1|shift_reg_idx [5] & ((\FLASHMEM_Controller1|shift_reg_idx[4]~42 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[5]~48  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[4]~42 ) # (!\FLASHMEM_Controller1|shift_reg_idx [5]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[4]~42 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[5]~48 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[5]~47 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \FLASHMEM_Controller1|shift_reg_idx[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[6]~49 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[6]~49_combout  = (\FLASHMEM_Controller1|shift_reg_idx [6] & (\FLASHMEM_Controller1|shift_reg_idx[5]~48  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [6] & (!\FLASHMEM_Controller1|shift_reg_idx[5]~48  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[6]~50  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [6] & !\FLASHMEM_Controller1|shift_reg_idx[5]~48 ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[5]~48 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[6]~50 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~49 .lut_mask = 16'hA50A;
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \FLASHMEM_Controller1|shift_reg_idx[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[7]~51 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[7]~51_combout  = (\FLASHMEM_Controller1|shift_reg_idx [7] & (!\FLASHMEM_Controller1|shift_reg_idx[6]~50 )) # (!\FLASHMEM_Controller1|shift_reg_idx [7] & ((\FLASHMEM_Controller1|shift_reg_idx[6]~50 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[7]~52  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[6]~50 ) # (!\FLASHMEM_Controller1|shift_reg_idx [7]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[6]~50 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[7]~52 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[7]~51 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \FLASHMEM_Controller1|shift_reg_idx[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[8]~53 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[8]~53_combout  = (\FLASHMEM_Controller1|shift_reg_idx [8] & (\FLASHMEM_Controller1|shift_reg_idx[7]~52  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [8] & (!\FLASHMEM_Controller1|shift_reg_idx[7]~52  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[8]~54  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [8] & !\FLASHMEM_Controller1|shift_reg_idx[7]~52 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[7]~52 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[8]~54 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[8]~53 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \FLASHMEM_Controller1|shift_reg_idx[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[9]~55 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[9]~55_combout  = (\FLASHMEM_Controller1|shift_reg_idx [9] & (!\FLASHMEM_Controller1|shift_reg_idx[8]~54 )) # (!\FLASHMEM_Controller1|shift_reg_idx [9] & ((\FLASHMEM_Controller1|shift_reg_idx[8]~54 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[9]~56  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[8]~54 ) # (!\FLASHMEM_Controller1|shift_reg_idx [9]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[8]~54 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[9]~56 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[9]~55 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \FLASHMEM_Controller1|shift_reg_idx[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[10]~57 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[10]~57_combout  = (\FLASHMEM_Controller1|shift_reg_idx [10] & (\FLASHMEM_Controller1|shift_reg_idx[9]~56  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [10] & (!\FLASHMEM_Controller1|shift_reg_idx[9]~56  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[10]~58  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [10] & !\FLASHMEM_Controller1|shift_reg_idx[9]~56 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[9]~56 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[10]~58 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[10]~57 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \FLASHMEM_Controller1|shift_reg_idx[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[11]~59 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[11]~59_combout  = (\FLASHMEM_Controller1|shift_reg_idx [11] & (!\FLASHMEM_Controller1|shift_reg_idx[10]~58 )) # (!\FLASHMEM_Controller1|shift_reg_idx [11] & ((\FLASHMEM_Controller1|shift_reg_idx[10]~58 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[11]~60  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[10]~58 ) # (!\FLASHMEM_Controller1|shift_reg_idx [11]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[10]~58 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[11]~60 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[11]~59 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \FLASHMEM_Controller1|shift_reg_idx[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[12]~61 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[12]~61_combout  = (\FLASHMEM_Controller1|shift_reg_idx [12] & (\FLASHMEM_Controller1|shift_reg_idx[11]~60  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [12] & (!\FLASHMEM_Controller1|shift_reg_idx[11]~60  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[12]~62  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [12] & !\FLASHMEM_Controller1|shift_reg_idx[11]~60 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[11]~60 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[12]~62 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[12]~61 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \FLASHMEM_Controller1|shift_reg_idx[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[13]~63 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[13]~63_combout  = (\FLASHMEM_Controller1|shift_reg_idx [13] & (!\FLASHMEM_Controller1|shift_reg_idx[12]~62 )) # (!\FLASHMEM_Controller1|shift_reg_idx [13] & ((\FLASHMEM_Controller1|shift_reg_idx[12]~62 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[13]~64  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[12]~62 ) # (!\FLASHMEM_Controller1|shift_reg_idx [13]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[12]~62 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[13]~64 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[13]~63 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \FLASHMEM_Controller1|shift_reg_idx[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[14]~65 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[14]~65_combout  = (\FLASHMEM_Controller1|shift_reg_idx [14] & (\FLASHMEM_Controller1|shift_reg_idx[13]~64  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [14] & (!\FLASHMEM_Controller1|shift_reg_idx[13]~64  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[14]~66  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [14] & !\FLASHMEM_Controller1|shift_reg_idx[13]~64 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[13]~64 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[14]~66 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[14]~65 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \FLASHMEM_Controller1|shift_reg_idx[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[15]~67 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[15]~67_combout  = (\FLASHMEM_Controller1|shift_reg_idx [15] & (!\FLASHMEM_Controller1|shift_reg_idx[14]~66 )) # (!\FLASHMEM_Controller1|shift_reg_idx [15] & ((\FLASHMEM_Controller1|shift_reg_idx[14]~66 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[15]~68  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[14]~66 ) # (!\FLASHMEM_Controller1|shift_reg_idx [15]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[14]~66 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[15]~68 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~67 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \FLASHMEM_Controller1|shift_reg_idx[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[16]~69 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[16]~69_combout  = (\FLASHMEM_Controller1|shift_reg_idx [16] & (\FLASHMEM_Controller1|shift_reg_idx[15]~68  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [16] & (!\FLASHMEM_Controller1|shift_reg_idx[15]~68  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[16]~70  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [16] & !\FLASHMEM_Controller1|shift_reg_idx[15]~68 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[15]~68 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[16]~70 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~69 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \FLASHMEM_Controller1|shift_reg_idx[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[17]~71 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[17]~71_combout  = (\FLASHMEM_Controller1|shift_reg_idx [17] & (!\FLASHMEM_Controller1|shift_reg_idx[16]~70 )) # (!\FLASHMEM_Controller1|shift_reg_idx [17] & ((\FLASHMEM_Controller1|shift_reg_idx[16]~70 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[17]~72  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[16]~70 ) # (!\FLASHMEM_Controller1|shift_reg_idx [17]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[16]~70 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[17]~72 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[17]~71 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \FLASHMEM_Controller1|shift_reg_idx[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[18]~73 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[18]~73_combout  = (\FLASHMEM_Controller1|shift_reg_idx [18] & (\FLASHMEM_Controller1|shift_reg_idx[17]~72  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [18] & (!\FLASHMEM_Controller1|shift_reg_idx[17]~72  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[18]~74  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [18] & !\FLASHMEM_Controller1|shift_reg_idx[17]~72 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[17]~72 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[18]~74 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[18]~73 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \FLASHMEM_Controller1|shift_reg_idx[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[19]~75 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[19]~75_combout  = (\FLASHMEM_Controller1|shift_reg_idx [19] & (!\FLASHMEM_Controller1|shift_reg_idx[18]~74 )) # (!\FLASHMEM_Controller1|shift_reg_idx [19] & ((\FLASHMEM_Controller1|shift_reg_idx[18]~74 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[19]~76  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[18]~74 ) # (!\FLASHMEM_Controller1|shift_reg_idx [19]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[18]~74 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[19]~76 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[19]~75 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \FLASHMEM_Controller1|shift_reg_idx[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[20]~77 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[20]~77_combout  = (\FLASHMEM_Controller1|shift_reg_idx [20] & (\FLASHMEM_Controller1|shift_reg_idx[19]~76  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [20] & (!\FLASHMEM_Controller1|shift_reg_idx[19]~76  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[20]~78  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [20] & !\FLASHMEM_Controller1|shift_reg_idx[19]~76 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[19]~76 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[20]~78 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[20]~77 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \FLASHMEM_Controller1|shift_reg_idx[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[21]~79 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[21]~79_combout  = (\FLASHMEM_Controller1|shift_reg_idx [21] & (!\FLASHMEM_Controller1|shift_reg_idx[20]~78 )) # (!\FLASHMEM_Controller1|shift_reg_idx [21] & ((\FLASHMEM_Controller1|shift_reg_idx[20]~78 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[21]~80  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[20]~78 ) # (!\FLASHMEM_Controller1|shift_reg_idx [21]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[20]~78 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[21]~80 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[21]~79 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \FLASHMEM_Controller1|shift_reg_idx[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[22]~81 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[22]~81_combout  = (\FLASHMEM_Controller1|shift_reg_idx [22] & (\FLASHMEM_Controller1|shift_reg_idx[21]~80  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [22] & (!\FLASHMEM_Controller1|shift_reg_idx[21]~80  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[22]~82  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [22] & !\FLASHMEM_Controller1|shift_reg_idx[21]~80 ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[21]~80 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[22]~82 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[22]~81 .lut_mask = 16'hA50A;
defparam \FLASHMEM_Controller1|shift_reg_idx[22]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \FLASHMEM_Controller1|shift_reg_idx[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \FLASHMEM_Controller1|shift_reg_idx[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~3 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~3_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [23] & (!\FLASHMEM_Controller1|shift_reg_idx [22] & (!\FLASHMEM_Controller1|shift_reg_idx [21] & !\FLASHMEM_Controller1|shift_reg_idx [20])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~3 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~0 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & (!\FLASHMEM_Controller1|shift_reg_idx [11] & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|shift_reg_idx [2])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~0 .lut_mask = 16'h2000;
defparam \FLASHMEM_Controller1|main_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~2 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~2_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [16] & (!\FLASHMEM_Controller1|shift_reg_idx [18] & (!\FLASHMEM_Controller1|shift_reg_idx [19] & !\FLASHMEM_Controller1|shift_reg_idx [17])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~2 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~1 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~1_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [14] & (!\FLASHMEM_Controller1|shift_reg_idx [15] & (!\FLASHMEM_Controller1|shift_reg_idx [13] & !\FLASHMEM_Controller1|shift_reg_idx [12])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~1 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~4 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~4_combout  = (\FLASHMEM_Controller1|main_proc~3_combout  & (\FLASHMEM_Controller1|main_proc~0_combout  & (\FLASHMEM_Controller1|main_proc~2_combout  & \FLASHMEM_Controller1|main_proc~1_combout )))

	.dataa(\FLASHMEM_Controller1|main_proc~3_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~0_combout ),
	.datac(\FLASHMEM_Controller1|main_proc~2_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~4 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|main_proc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal2~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal2~0_combout  = (((!\FLASHMEM_Controller1|shift_reg_idx [4]) # (!\FLASHMEM_Controller1|Equal0~1_combout )) # (!\FLASHMEM_Controller1|main_proc~7_combout )) # (!\FLASHMEM_Controller1|main_proc~4_combout )

	.dataa(\FLASHMEM_Controller1|main_proc~4_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~7_combout ),
	.datac(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal2~0 .lut_mask = 16'h7FFF;
defparam \FLASHMEM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~1_combout  = ((\FLASHMEM_Controller1|flash_opcode [5]) # (\FLASHMEM_Controller1|flash_opcode [1] $ (!\FLASHMEM_Controller1|flash_opcode [0]))) # (!\FLASHMEM_Controller1|flash_opcode [2])

	.dataa(\FLASHMEM_Controller1|flash_opcode [2]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [1]),
	.datad(\FLASHMEM_Controller1|flash_opcode [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~1 .lut_mask = 16'hFDDF;
defparam \FLASHMEM_Controller1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~2_combout  = (\FLASHMEM_Controller1|Equal2~0_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q ) # ((\FLASHMEM_Controller1|Selector2~0_combout  & \FLASHMEM_Controller1|Selector2~1_combout )))) # 
// (!\FLASHMEM_Controller1|Equal2~0_combout  & (\FLASHMEM_Controller1|Selector2~0_combout  & ((\FLASHMEM_Controller1|Selector2~1_combout ))))

	.dataa(\FLASHMEM_Controller1|Equal2~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datad(\FLASHMEM_Controller1|Selector2~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~2 .lut_mask = 16'hECA0;
defparam \FLASHMEM_Controller1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \FLASHMEM_Controller1|trans_state.s_trans_addr (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_addr .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[23]~44 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[23]~44_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q ) # ((!\FLASHMEM_Controller1|shift_reg_idx[23]~43_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q ) # 
// (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx[23]~43_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~44 .lut_mask = 16'hFF32;
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \FLASHMEM_Controller1|shift_reg_idx[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[23]~44_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|shift_reg_idx [2])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~0 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~1_combout  = (\FLASHMEM_Controller1|Equal4~0_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (\FLASHMEM_Controller1|busy_wait~q )) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & 
// ((\FLASHMEM_Controller1|Selector46~0_combout )))))

	.dataa(\FLASHMEM_Controller1|Equal4~0_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|Selector46~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~1 .lut_mask = 16'hA280;
defparam \FLASHMEM_Controller1|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \FLASH_DO~input (
	.i(FLASH_DO),
	.ibar(gnd),
	.o(\FLASH_DO~input_o ));
// synopsys translate_off
defparam \FLASH_DO~input .bus_hold = "false";
defparam \FLASH_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~2_combout  = (\FLASHMEM_Controller1|Selector46~1_combout  & (\FLASH_DO~input_o  & ((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q )))) # (!\FLASHMEM_Controller1|Selector46~1_combout  & 
// (((\FLASHMEM_Controller1|flash_status [0]))))

	.dataa(\FLASHMEM_Controller1|Selector46~1_combout ),
	.datab(\FLASH_DO~input_o ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~2 .lut_mask = 16'h50D8;
defparam \FLASHMEM_Controller1|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \FLASHMEM_Controller1|flash_status[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_status[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|state~14 (
// Equation(s):
// \FLASHMEM_Controller1|state~14_combout  = (\FLASHMEM_Controller1|busy_wait~q  & (\FLASHMEM_Controller1|Equal4~0_combout  & (\FLASHMEM_Controller1|flash_status [0]))) # (!\FLASHMEM_Controller1|busy_wait~q  & (((!\FLASHMEM_Controller1|state~12_combout ))))

	.dataa(\FLASHMEM_Controller1|Equal4~0_combout ),
	.datab(\FLASHMEM_Controller1|busy_wait~q ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|state~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~14 .lut_mask = 16'h80B3;
defparam \FLASHMEM_Controller1|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector52~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector52~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (!\FLASHMEM_Controller1|state~14_combout )) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & ((\restart_system~q )))

	.dataa(\FLASHMEM_Controller1|state~14_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\restart_system~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector52~0 .lut_mask = 16'h7474;
defparam \FLASHMEM_Controller1|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \UART_Link1|Selector297~0 (
// Equation(s):
// \UART_Link1|Selector297~0_combout  = (\UART_Link1|iob_fmem_enable~q  & (((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q )))) # (!\UART_Link1|iob_fmem_enable~q  & (\UART_Link1|fmem_returned~q  & 
// ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q ))))

	.dataa(\UART_Link1|iob_fmem_enable~q ),
	.datab(\UART_Link1|fmem_returned~q ),
	.datac(\UART_Link1|state.s_fmem_write_page~q ),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector297~0 .lut_mask = 16'hEEE0;
defparam \UART_Link1|Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \UART_Link1|Selector297~1 (
// Equation(s):
// \UART_Link1|Selector297~1_combout  = (\UART_Link1|state.s_fmem_write_enable~q ) # ((\UART_Link1|Selector297~0_combout ) # ((\UART_Link1|iob_fmem_enable~q  & !\UART_Link1|state.s_fmem_control_wait~q )))

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(\UART_Link1|Selector297~0_combout ),
	.datac(\UART_Link1|iob_fmem_enable~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector297~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector297~1 .lut_mask = 16'hEEFE;
defparam \UART_Link1|Selector297~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \UART_Link1|iob_fmem_enable (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector297~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_enable .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector52~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector52~1_combout  = (\FLASHMEM_Controller1|Selector52~0_combout  & (\UART_Link1|iob_fmem_enable~q  & ((\FLASHMEM_Controller1|state.s_idle~q )))) # (!\FLASHMEM_Controller1|Selector52~0_combout  & 
// ((\FLASHMEM_Controller1|state.s_control~q ) # ((\UART_Link1|iob_fmem_enable~q  & \FLASHMEM_Controller1|state.s_idle~q ))))

	.dataa(\FLASHMEM_Controller1|Selector52~0_combout ),
	.datab(\UART_Link1|iob_fmem_enable~q ),
	.datac(\FLASHMEM_Controller1|state.s_control~q ),
	.datad(\FLASHMEM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector52~1 .lut_mask = 16'hDC50;
defparam \FLASHMEM_Controller1|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \FLASHMEM_Controller1|state.s_control (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector52~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_control~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_control .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_control .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector54~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector54~0_combout  = (\FLASHMEM_Controller1|ready~q  & ((\FLASHMEM_Controller1|state.s_control~q ) # (!\FLASHMEM_Controller1|state.s_idle~q )))

	.dataa(\FLASHMEM_Controller1|state.s_idle~q ),
	.datab(\FLASHMEM_Controller1|ready~q ),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector54~0 .lut_mask = 16'hCC44;
defparam \FLASHMEM_Controller1|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector54~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector54~1_combout  = (\FLASHMEM_Controller1|Selector54~0_combout ) # ((\FLASHMEM_Controller1|state~13_combout  & (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|state.s_control~q )))

	.dataa(\FLASHMEM_Controller1|state~13_combout ),
	.datab(\FLASHMEM_Controller1|Selector54~0_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector54~1 .lut_mask = 16'hECCC;
defparam \FLASHMEM_Controller1|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \FLASHMEM_Controller1|ready (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|ready .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \UART_Link1|state~34 (
// Equation(s):
// \UART_Link1|state~34_combout  = (\FLASHMEM_Controller1|ready~q  & \UART_Link1|state.s_fmem_control_wait~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|ready~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~34 .lut_mask = 16'hF000;
defparam \UART_Link1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \UART_Link1|Selector312~0 (
// Equation(s):
// \UART_Link1|Selector312~0_combout  = (\UART_Link1|Selector135~0_combout  & (!\UART_Link1|state~34_combout  & (\UART_Link1|fmem_fsm_jumping~q ))) # (!\UART_Link1|Selector135~0_combout  & (((\UART_Link1|fmem_fsm_jumping~q ) # (!\UART_Link1|fmem_returned~q 
// ))))

	.dataa(\UART_Link1|state~34_combout ),
	.datab(\UART_Link1|Selector135~0_combout ),
	.datac(\UART_Link1|fmem_fsm_jumping~q ),
	.datad(\UART_Link1|fmem_returned~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector312~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector312~0 .lut_mask = 16'h7073;
defparam \UART_Link1|Selector312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \UART_Link1|fmem_fsm_jumping (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector312~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_fsm_jumping~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_fsm_jumping .is_wysiwyg = "true";
defparam \UART_Link1|fmem_fsm_jumping .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \UART_Link1|Selector327~0 (
// Equation(s):
// \UART_Link1|Selector327~0_combout  = (\UART_Link1|fmem_fsm_jumping~q  & (\UART_Link1|state.s_fmem_control_wait~q  & \FLASHMEM_Controller1|ready~q ))

	.dataa(\UART_Link1|fmem_fsm_jumping~q ),
	.datab(\UART_Link1|state.s_fmem_control_wait~q ),
	.datac(\FLASHMEM_Controller1|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector327~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector327~0 .lut_mask = 16'h8080;
defparam \UART_Link1|Selector327~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \UART_Link1|Selector327~1 (
// Equation(s):
// \UART_Link1|Selector327~1_combout  = (\UART_Link1|Selector327~0_combout ) # ((\UART_Link1|fmem_returned~q  & ((\UART_Link1|Selector135~0_combout ) # (\UART_Link1|state.s_fmem_control_wait~q ))))

	.dataa(\UART_Link1|Selector327~0_combout ),
	.datab(\UART_Link1|Selector135~0_combout ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector327~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector327~1 .lut_mask = 16'hFAEA;
defparam \UART_Link1|Selector327~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \UART_Link1|fmem_returned (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector327~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_returned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_returned .is_wysiwyg = "true";
defparam \UART_Link1|fmem_returned .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \UART_Link1|Selector135~1 (
// Equation(s):
// \UART_Link1|Selector135~1_combout  = (!\UART_Link1|fmem_returned~q  & ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q )))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_returned~q ),
	.datac(\UART_Link1|state.s_fmem_write_page~q ),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector135~1 .lut_mask = 16'h3330;
defparam \UART_Link1|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \UART_Link1|state.s_fmem_write_enable~feeder (
// Equation(s):
// \UART_Link1|state.s_fmem_write_enable~feeder_combout  = \UART_Link1|Selector135~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Selector135~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state.s_fmem_write_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_write_enable~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|state.s_fmem_write_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \UART_Link1|state.s_fmem_write_enable (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state.s_fmem_write_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_write_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_write_enable .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_write_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \UART_Link1|state~33 (
// Equation(s):
// \UART_Link1|state~33_combout  = (!\FLASHMEM_Controller1|ready~q  & \UART_Link1|state.s_fmem_control_wait~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|ready~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~33 .lut_mask = 16'h0F00;
defparam \UART_Link1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \UART_Link1|Selector138~0 (
// Equation(s):
// \UART_Link1|Selector138~0_combout  = (\UART_Link1|state.s_fmem_write_enable~q ) # ((\UART_Link1|state~33_combout ) # ((!\UART_Link1|Selector135~0_combout  & \UART_Link1|fmem_returned~q )))

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(\UART_Link1|Selector135~0_combout ),
	.datac(\UART_Link1|state~33_combout ),
	.datad(\UART_Link1|fmem_returned~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector138~0 .lut_mask = 16'hFBFA;
defparam \UART_Link1|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \UART_Link1|state.s_fmem_control_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_control_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_control_wait .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_control_wait .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_fmem_erase_sector~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_write_enable_next_state~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~31 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~31_combout  = (\UART_Link1|state.s_fmem_write_enable~q  & \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q )

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~31 .lut_mask = 16'hAA00;
defparam \UART_Link1|fmem_wait_next_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \UART_Link1|state~32 (
// Equation(s):
// \UART_Link1|state~32_combout  = (\UART_Link1|state.s_fmem_control_wait~q  & \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_control_wait~q ),
	.datad(\UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~32 .lut_mask = 16'hF000;
defparam \UART_Link1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \UART_Link1|state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[1]~1 (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[1]~1_combout  = !\UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[1]~1 .lut_mask = 16'h00FF;
defparam \UART_Link1|iob_fmem_instruction[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \UART_Link1|iob_fmem_instruction[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_instruction[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[1] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~0 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~0_combout  = (!\FLASHMEM_Controller1|trans_state.s_trans_null~q  & \UART_Link1|iob_fmem_instruction [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(\UART_Link1|iob_fmem_instruction [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~0 .lut_mask = 16'h0F00;
defparam \FLASHMEM_Controller1|flash_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \FLASHMEM_Controller1|flash_opcode[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal1~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal1~0_combout  = (!\FLASHMEM_Controller1|flash_opcode [5] & (\FLASHMEM_Controller1|flash_opcode [1] & (\FLASHMEM_Controller1|flash_opcode [2] & !\FLASHMEM_Controller1|flash_opcode [0])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [5]),
	.datab(\FLASHMEM_Controller1|flash_opcode [1]),
	.datac(\FLASHMEM_Controller1|flash_opcode [2]),
	.datad(\FLASHMEM_Controller1|flash_opcode [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal1~0 .lut_mask = 16'h0040;
defparam \FLASHMEM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector4~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector4~2_combout  = (\FLASHMEM_Controller1|Equal1~0_combout  & (!\FLASHMEM_Controller1|Selector2~0_combout  & ((!\FLASHMEM_Controller1|Equal6~0_combout ) # (!\FLASHMEM_Controller1|Selector3~0_combout )))) # 
// (!\FLASHMEM_Controller1|Equal1~0_combout  & (((!\FLASHMEM_Controller1|Equal6~0_combout ) # (!\FLASHMEM_Controller1|Selector3~0_combout ))))

	.dataa(\FLASHMEM_Controller1|Equal1~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|Selector3~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector4~2 .lut_mask = 16'h0777;
defparam \FLASHMEM_Controller1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector4~3 (
// Equation(s):
// \FLASHMEM_Controller1|Selector4~3_combout  = ((\FLASHMEM_Controller1|trans_state.s_trans_data~q  & \FLASHMEM_Controller1|main_proc~12_combout )) # (!\FLASHMEM_Controller1|Selector4~2_combout )

	.dataa(\FLASHMEM_Controller1|Selector4~2_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datac(\FLASHMEM_Controller1|main_proc~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector4~3 .lut_mask = 16'hD5D5;
defparam \FLASHMEM_Controller1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \FLASHMEM_Controller1|trans_state.s_trans_finish (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_finish .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_finish .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state.s_trans_null~0 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state.s_trans_null~0_combout  = !\FLASHMEM_Controller1|trans_state.s_trans_finish~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_null~0 .lut_mask = 16'h0F0F;
defparam \FLASHMEM_Controller1|trans_state.s_trans_null~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \FLASHMEM_Controller1|trans_state.s_trans_null (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|trans_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_null .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_null .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[5]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[5]~feeder_combout  = \UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_instruction[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \UART_Link1|iob_fmem_instruction[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_instruction[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[5] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~3 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~3_combout  = (!\FLASHMEM_Controller1|trans_state.s_trans_null~q  & \UART_Link1|iob_fmem_instruction [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(\UART_Link1|iob_fmem_instruction [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~3 .lut_mask = 16'h0F00;
defparam \FLASHMEM_Controller1|flash_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \FLASHMEM_Controller1|flash_opcode[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal4~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal4~0_combout  = (!\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|flash_opcode [1] & (\FLASHMEM_Controller1|flash_opcode [2] & \FLASHMEM_Controller1|flash_opcode [0])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [5]),
	.datab(\FLASHMEM_Controller1|flash_opcode [1]),
	.datac(\FLASHMEM_Controller1|flash_opcode [2]),
	.datad(\FLASHMEM_Controller1|flash_opcode [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal4~0 .lut_mask = 16'h1000;
defparam \FLASHMEM_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|state~13 (
// Equation(s):
// \FLASHMEM_Controller1|state~13_combout  = (\FLASHMEM_Controller1|busy_wait~q  & (((!\FLASHMEM_Controller1|flash_status [0])) # (!\FLASHMEM_Controller1|Equal4~0_combout ))) # (!\FLASHMEM_Controller1|busy_wait~q  & (((\FLASHMEM_Controller1|state~12_combout 
// ))))

	.dataa(\FLASHMEM_Controller1|Equal4~0_combout ),
	.datab(\FLASHMEM_Controller1|busy_wait~q ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|state~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~13 .lut_mask = 16'h7F4C;
defparam \FLASHMEM_Controller1|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector53~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector53~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((\FLASHMEM_Controller1|state.s_idle~q  & (!\UART_Link1|iob_fmem_enable~q  & !\restart_system~q )))

	.dataa(\FLASHMEM_Controller1|state.s_idle~q ),
	.datab(\UART_Link1|iob_fmem_enable~q ),
	.datac(\restart_system~q ),
	.datad(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector53~0 .lut_mask = 16'hFF02;
defparam \FLASHMEM_Controller1|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector53~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector53~1_combout  = (\FLASHMEM_Controller1|Selector53~0_combout ) # ((\FLASHMEM_Controller1|state~13_combout  & (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|state.s_control~q )))

	.dataa(\FLASHMEM_Controller1|state~13_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|Selector53~0_combout ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector53~1 .lut_mask = 16'hF8F0;
defparam \FLASHMEM_Controller1|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \FLASHMEM_Controller1|state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~0 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~0_combout  = (\FLASHMEM_Controller1|state.s_control~q  & (((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q )))) # (!\FLASHMEM_Controller1|state.s_control~q  & (((!\UART_Link1|iob_fmem_enable~q )) # 
// (!\FLASHMEM_Controller1|state.s_idle~q )))

	.dataa(\FLASHMEM_Controller1|state.s_idle~q ),
	.datab(\FLASHMEM_Controller1|state.s_control~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\UART_Link1|iob_fmem_enable~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~0 .lut_mask = 16'h1D3F;
defparam \FLASHMEM_Controller1|state.s_wait_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector50~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector50~0_combout  = (!\FLASHMEM_Controller1|state.s_reset_done~q  & (\restart_system~q  & (!\FLASHMEM_Controller1|state.s_reset~q  & \FLASHMEM_Controller1|state.s_wait_reset~0_combout )))

	.dataa(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datab(\restart_system~q ),
	.datac(\FLASHMEM_Controller1|state.s_reset~q ),
	.datad(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector50~0 .lut_mask = 16'h0400;
defparam \FLASHMEM_Controller1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \FLASHMEM_Controller1|state.s_reset (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_reset_done~feeder (
// Equation(s):
// \FLASHMEM_Controller1|state.s_reset_done~feeder_combout  = \FLASHMEM_Controller1|state.s_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|state.s_reset~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_reset_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset_done~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|state.s_reset_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \FLASHMEM_Controller1|state.s_reset_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|state.s_reset_done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset_done .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_reset_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~1 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~1_combout  = (!\FLASHMEM_Controller1|state.s_reset~q  & !\FLASHMEM_Controller1|state.s_reset_done~q )

	.dataa(\FLASHMEM_Controller1|state.s_reset~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~1 .lut_mask = 16'h0505;
defparam \FLASHMEM_Controller1|state.s_wait_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~2 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~2_combout  = ((\restart_system~q ) # ((\FLASHMEM_Controller1|state.s_wait_reset~q ) # (!\FLASHMEM_Controller1|state.s_wait_reset~0_combout ))) # (!\FLASHMEM_Controller1|state.s_wait_reset~1_combout )

	.dataa(\FLASHMEM_Controller1|state.s_wait_reset~1_combout ),
	.datab(\restart_system~q ),
	.datac(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.datad(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~2 .lut_mask = 16'hFDFF;
defparam \FLASHMEM_Controller1|state.s_wait_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \FLASHMEM_Controller1|state.s_wait_reset (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|state.s_wait_reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_wait_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector47~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector47~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((\FLASHMEM_Controller1|state.s_wait_reset~q  & \FLASHMEM_Controller1|reset_done~q ))

	.dataa(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datab(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.datac(\FLASHMEM_Controller1|reset_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector47~0 .lut_mask = 16'hEAEA;
defparam \FLASHMEM_Controller1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \FLASHMEM_Controller1|reset_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|reset_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|reset_done .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|reset_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~0 (
// Equation(s):
// \DRAM_Controller1|Add0~0_combout  = \DRAM_Controller1|startup_wait_count [0] $ (VCC)
// \DRAM_Controller1|Add0~1  = CARRY(\DRAM_Controller1|startup_wait_count [0])

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~0_combout ),
	.cout(\DRAM_Controller1|Add0~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~0 .lut_mask = 16'h55AA;
defparam \DRAM_Controller1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~47 (
// Equation(s):
// \DRAM_Controller1|Add0~47_combout  = (\DRAM_Controller1|Add0~0_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~0_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~47 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \DRAM_Controller1|startup_wait_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~2 (
// Equation(s):
// \DRAM_Controller1|Add0~2_combout  = (\DRAM_Controller1|startup_wait_count [1] & (\DRAM_Controller1|Add0~1  & VCC)) # (!\DRAM_Controller1|startup_wait_count [1] & (!\DRAM_Controller1|Add0~1 ))
// \DRAM_Controller1|Add0~3  = CARRY((!\DRAM_Controller1|startup_wait_count [1] & !\DRAM_Controller1|Add0~1 ))

	.dataa(\DRAM_Controller1|startup_wait_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~1 ),
	.combout(\DRAM_Controller1|Add0~2_combout ),
	.cout(\DRAM_Controller1|Add0~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~2 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~45 (
// Equation(s):
// \DRAM_Controller1|Add0~45_combout  = (\DRAM_Controller1|Add0~2_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~45 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \DRAM_Controller1|startup_wait_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~4 (
// Equation(s):
// \DRAM_Controller1|Add0~4_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|Add0~3  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [2] & ((GND) # (!\DRAM_Controller1|Add0~3 )))
// \DRAM_Controller1|Add0~5  = CARRY((!\DRAM_Controller1|Add0~3 ) # (!\DRAM_Controller1|startup_wait_count [2]))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~3 ),
	.combout(\DRAM_Controller1|Add0~4_combout ),
	.cout(\DRAM_Controller1|Add0~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~4 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~6 (
// Equation(s):
// \DRAM_Controller1|Add0~6_combout  = (!\DRAM_Controller1|Add0~4_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~4_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~6 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \DRAM_Controller1|startup_wait_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~7 (
// Equation(s):
// \DRAM_Controller1|Add0~7_combout  = (\DRAM_Controller1|startup_wait_count [3] & (\DRAM_Controller1|Add0~5  & VCC)) # (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|Add0~5 ))
// \DRAM_Controller1|Add0~8  = CARRY((!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|Add0~5 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~5 ),
	.combout(\DRAM_Controller1|Add0~7_combout ),
	.cout(\DRAM_Controller1|Add0~8 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~7 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~46 (
// Equation(s):
// \DRAM_Controller1|Add0~46_combout  = (\DRAM_Controller1|Add0~7_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~7_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~46 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \DRAM_Controller1|startup_wait_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~9 (
// Equation(s):
// \DRAM_Controller1|Add0~9_combout  = (\DRAM_Controller1|startup_wait_count [4] & (\DRAM_Controller1|Add0~8  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [4] & ((GND) # (!\DRAM_Controller1|Add0~8 )))
// \DRAM_Controller1|Add0~10  = CARRY((!\DRAM_Controller1|Add0~8 ) # (!\DRAM_Controller1|startup_wait_count [4]))

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~8 ),
	.combout(\DRAM_Controller1|Add0~9_combout ),
	.cout(\DRAM_Controller1|Add0~10 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~9 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~11 (
// Equation(s):
// \DRAM_Controller1|Add0~11_combout  = (!\DRAM_Controller1|Add0~9_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~11 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \DRAM_Controller1|startup_wait_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~12 (
// Equation(s):
// \DRAM_Controller1|Add0~12_combout  = (\DRAM_Controller1|startup_wait_count [5] & (!\DRAM_Controller1|Add0~10 )) # (!\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|Add0~10  & VCC))
// \DRAM_Controller1|Add0~13  = CARRY((\DRAM_Controller1|startup_wait_count [5] & !\DRAM_Controller1|Add0~10 ))

	.dataa(\DRAM_Controller1|startup_wait_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~10 ),
	.combout(\DRAM_Controller1|Add0~12_combout ),
	.cout(\DRAM_Controller1|Add0~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~12 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~14 (
// Equation(s):
// \DRAM_Controller1|Add0~14_combout  = (!\DRAM_Controller1|Add0~12_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~14 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \DRAM_Controller1|startup_wait_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~15 (
// Equation(s):
// \DRAM_Controller1|Add0~15_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|Add0~13  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [6] & ((GND) # (!\DRAM_Controller1|Add0~13 )))
// \DRAM_Controller1|Add0~16  = CARRY((!\DRAM_Controller1|Add0~13 ) # (!\DRAM_Controller1|startup_wait_count [6]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~13 ),
	.combout(\DRAM_Controller1|Add0~15_combout ),
	.cout(\DRAM_Controller1|Add0~16 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~15 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~17 (
// Equation(s):
// \DRAM_Controller1|Add0~17_combout  = (!\DRAM_Controller1|Add0~15_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~17 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \DRAM_Controller1|startup_wait_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~18 (
// Equation(s):
// \DRAM_Controller1|Add0~18_combout  = (\DRAM_Controller1|startup_wait_count [7] & (\DRAM_Controller1|Add0~16  & VCC)) # (!\DRAM_Controller1|startup_wait_count [7] & (!\DRAM_Controller1|Add0~16 ))
// \DRAM_Controller1|Add0~19  = CARRY((!\DRAM_Controller1|startup_wait_count [7] & !\DRAM_Controller1|Add0~16 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~16 ),
	.combout(\DRAM_Controller1|Add0~18_combout ),
	.cout(\DRAM_Controller1|Add0~19 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~18 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~23 (
// Equation(s):
// \DRAM_Controller1|Add0~23_combout  = (\DRAM_Controller1|Add0~18_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~23 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \DRAM_Controller1|startup_wait_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~20 (
// Equation(s):
// \DRAM_Controller1|Add0~20_combout  = (\DRAM_Controller1|startup_wait_count [8] & (\DRAM_Controller1|Add0~19  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [8] & ((GND) # (!\DRAM_Controller1|Add0~19 )))
// \DRAM_Controller1|Add0~21  = CARRY((!\DRAM_Controller1|Add0~19 ) # (!\DRAM_Controller1|startup_wait_count [8]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~19 ),
	.combout(\DRAM_Controller1|Add0~20_combout ),
	.cout(\DRAM_Controller1|Add0~21 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~20 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~22 (
// Equation(s):
// \DRAM_Controller1|Add0~22_combout  = (!\DRAM_Controller1|Add0~20_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~20_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~22 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \DRAM_Controller1|startup_wait_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~24 (
// Equation(s):
// \DRAM_Controller1|Add0~24_combout  = (\DRAM_Controller1|startup_wait_count [9] & (!\DRAM_Controller1|Add0~21 )) # (!\DRAM_Controller1|startup_wait_count [9] & (\DRAM_Controller1|Add0~21  & VCC))
// \DRAM_Controller1|Add0~25  = CARRY((\DRAM_Controller1|startup_wait_count [9] & !\DRAM_Controller1|Add0~21 ))

	.dataa(\DRAM_Controller1|startup_wait_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~21 ),
	.combout(\DRAM_Controller1|Add0~24_combout ),
	.cout(\DRAM_Controller1|Add0~25 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~24 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~26 (
// Equation(s):
// \DRAM_Controller1|Add0~26_combout  = (!\DRAM_Controller1|Add0~24_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~24_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~26 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \DRAM_Controller1|startup_wait_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~27 (
// Equation(s):
// \DRAM_Controller1|Add0~27_combout  = (\DRAM_Controller1|startup_wait_count [10] & (\DRAM_Controller1|Add0~25  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [10] & ((GND) # (!\DRAM_Controller1|Add0~25 )))
// \DRAM_Controller1|Add0~28  = CARRY((!\DRAM_Controller1|Add0~25 ) # (!\DRAM_Controller1|startup_wait_count [10]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~25 ),
	.combout(\DRAM_Controller1|Add0~27_combout ),
	.cout(\DRAM_Controller1|Add0~28 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~27 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~29 (
// Equation(s):
// \DRAM_Controller1|Add0~29_combout  = (!\DRAM_Controller1|Add0~27_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~27_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~29 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \DRAM_Controller1|startup_wait_count[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~30 (
// Equation(s):
// \DRAM_Controller1|Add0~30_combout  = (\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|Add0~28  & VCC)) # (!\DRAM_Controller1|startup_wait_count [11] & (!\DRAM_Controller1|Add0~28 ))
// \DRAM_Controller1|Add0~31  = CARRY((!\DRAM_Controller1|startup_wait_count [11] & !\DRAM_Controller1|Add0~28 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~28 ),
	.combout(\DRAM_Controller1|Add0~30_combout ),
	.cout(\DRAM_Controller1|Add0~31 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~30 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~32 (
// Equation(s):
// \DRAM_Controller1|Add0~32_combout  = (\DRAM_Controller1|Add0~30_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~30_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~32 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \DRAM_Controller1|startup_wait_count[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[11] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~33 (
// Equation(s):
// \DRAM_Controller1|Add0~33_combout  = (\DRAM_Controller1|startup_wait_count [12] & ((GND) # (!\DRAM_Controller1|Add0~31 ))) # (!\DRAM_Controller1|startup_wait_count [12] & (\DRAM_Controller1|Add0~31  $ (GND)))
// \DRAM_Controller1|Add0~34  = CARRY((\DRAM_Controller1|startup_wait_count [12]) # (!\DRAM_Controller1|Add0~31 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~31 ),
	.combout(\DRAM_Controller1|Add0~33_combout ),
	.cout(\DRAM_Controller1|Add0~34 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~33 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~35 (
// Equation(s):
// \DRAM_Controller1|Add0~35_combout  = (\DRAM_Controller1|Add0~33_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~33_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~35 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \DRAM_Controller1|startup_wait_count[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[12] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Equal2~1 (
// Equation(s):
// \DRAM_Controller1|Equal2~1_combout  = (!\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|startup_wait_count [10] & (!\DRAM_Controller1|startup_wait_count [12] & \DRAM_Controller1|startup_wait_count [9])))

	.dataa(\DRAM_Controller1|startup_wait_count [11]),
	.datab(\DRAM_Controller1|startup_wait_count [10]),
	.datac(\DRAM_Controller1|startup_wait_count [12]),
	.datad(\DRAM_Controller1|startup_wait_count [9]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~1 .lut_mask = 16'h0400;
defparam \DRAM_Controller1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal2~0 (
// Equation(s):
// \DRAM_Controller1|Equal2~0_combout  = (!\DRAM_Controller1|startup_wait_count [7] & (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|startup_wait_count [8] & \DRAM_Controller1|startup_wait_count [5])))

	.dataa(\DRAM_Controller1|startup_wait_count [7]),
	.datab(\DRAM_Controller1|startup_wait_count [6]),
	.datac(\DRAM_Controller1|startup_wait_count [8]),
	.datad(\DRAM_Controller1|startup_wait_count [5]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~0 .lut_mask = 16'h4000;
defparam \DRAM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~36 (
// Equation(s):
// \DRAM_Controller1|Add0~36_combout  = (\DRAM_Controller1|startup_wait_count [13] & (!\DRAM_Controller1|Add0~34 )) # (!\DRAM_Controller1|startup_wait_count [13] & (\DRAM_Controller1|Add0~34  & VCC))
// \DRAM_Controller1|Add0~37  = CARRY((\DRAM_Controller1|startup_wait_count [13] & !\DRAM_Controller1|Add0~34 ))

	.dataa(\DRAM_Controller1|startup_wait_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~34 ),
	.combout(\DRAM_Controller1|Add0~36_combout ),
	.cout(\DRAM_Controller1|Add0~37 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~36 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~38 (
// Equation(s):
// \DRAM_Controller1|Add0~38_combout  = (!\DRAM_Controller1|Add0~36_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~36_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~38 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \DRAM_Controller1|startup_wait_count[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[13] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~39 (
// Equation(s):
// \DRAM_Controller1|Add0~39_combout  = (\DRAM_Controller1|startup_wait_count [14] & ((GND) # (!\DRAM_Controller1|Add0~37 ))) # (!\DRAM_Controller1|startup_wait_count [14] & (\DRAM_Controller1|Add0~37  $ (GND)))
// \DRAM_Controller1|Add0~40  = CARRY((\DRAM_Controller1|startup_wait_count [14]) # (!\DRAM_Controller1|Add0~37 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~37 ),
	.combout(\DRAM_Controller1|Add0~39_combout ),
	.cout(\DRAM_Controller1|Add0~40 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~39 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~41 (
// Equation(s):
// \DRAM_Controller1|Add0~41_combout  = (\DRAM_Controller1|Add0~39_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~39_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~41 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \DRAM_Controller1|startup_wait_count[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[14] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~42 (
// Equation(s):
// \DRAM_Controller1|Add0~42_combout  = \DRAM_Controller1|Add0~40  $ (!\DRAM_Controller1|startup_wait_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [15]),
	.cin(\DRAM_Controller1|Add0~40 ),
	.combout(\DRAM_Controller1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~42 .lut_mask = 16'hF00F;
defparam \DRAM_Controller1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~44 (
// Equation(s):
// \DRAM_Controller1|Add0~44_combout  = (\DRAM_Controller1|Add0~42_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~42_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~44 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \DRAM_Controller1|startup_wait_count[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[15] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Equal2~2 (
// Equation(s):
// \DRAM_Controller1|Equal2~2_combout  = (!\DRAM_Controller1|startup_wait_count [15] & (!\DRAM_Controller1|startup_wait_count [14] & \DRAM_Controller1|startup_wait_count [13]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [15]),
	.datac(\DRAM_Controller1|startup_wait_count [14]),
	.datad(\DRAM_Controller1|startup_wait_count [13]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~2 .lut_mask = 16'h0300;
defparam \DRAM_Controller1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Equal2~3 (
// Equation(s):
// \DRAM_Controller1|Equal2~3_combout  = (\DRAM_Controller1|Equal2~1_combout  & (\DRAM_Controller1|Equal2~0_combout  & \DRAM_Controller1|Equal2~2_combout ))

	.dataa(\DRAM_Controller1|Equal2~1_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal2~0_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~3 .lut_mask = 16'hA000;
defparam \DRAM_Controller1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal1~0 (
// Equation(s):
// \DRAM_Controller1|Equal1~0_combout  = (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|startup_wait_count [1] & \DRAM_Controller1|Equal2~3_combout ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [3]),
	.datac(\DRAM_Controller1|startup_wait_count [1]),
	.datad(\DRAM_Controller1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~0 .lut_mask = 16'h0300;
defparam \DRAM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Equal5~0 (
// Equation(s):
// \DRAM_Controller1|Equal5~0_combout  = (\DRAM_Controller1|startup_wait_count [2] & (!\DRAM_Controller1|startup_wait_count [0] & (\DRAM_Controller1|startup_wait_count [4] & \DRAM_Controller1|Equal1~0_combout )))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal5~0 .lut_mask = 16'h2000;
defparam \DRAM_Controller1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|state~44 (
// Equation(s):
// \DRAM_Controller1|state~44_combout  = (!\restart_system~q  & ((\DRAM_Controller1|Equal5~0_combout ) # (\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~44 .lut_mask = 16'h00FA;
defparam \DRAM_Controller1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \DRAM_Controller1|state.s_startup (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_startup .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector40~0 (
// Equation(s):
// \DRAM_Controller1|Selector40~0_combout  = (\DRAM_Controller1|ready_for_new~q ) # ((!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal5~0_combout ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\DRAM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~0 .lut_mask = 16'hF3F0;
defparam \DRAM_Controller1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \DRAM_Controller1|ready_for_new (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|ready_for_new~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|ready_for_new .is_wysiwyg = "true";
defparam \DRAM_Controller1|ready_for_new .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.s_init~q ) # ((\state.s_init_wait~q  & ((!\DRAM_Controller1|ready_for_new~q ) # (!\FLASHMEM_Controller1|reset_done~q ))))

	.dataa(\FLASHMEM_Controller1|reset_done~q ),
	.datab(\DRAM_Controller1|ready_for_new~q ),
	.datac(\state.s_init_wait~q ),
	.datad(\state.s_init~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFF70;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \state.s_init_wait~feeder (
// Equation(s):
// \state.s_init_wait~feeder_combout  = \Selector3~0_combout 

	.dataa(\Selector3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init_wait~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init_wait~feeder .lut_mask = 16'hAAAA;
defparam \state.s_init_wait~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \state.s_init_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init_wait~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_wait .is_wysiwyg = "true";
defparam \state.s_init_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\FLASHMEM_Controller1|reset_done~q  & (\state.s_init_wait~q  & \DRAM_Controller1|ready_for_new~q ))

	.dataa(\FLASHMEM_Controller1|reset_done~q ),
	.datab(\state.s_init_wait~q ),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h8080;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_idle .is_wysiwyg = "true";
defparam \state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\pll_reset~q  & ((\state.s_idle~q ) # (\state.s_init_wait~q )))) # (!\state.s_init_pll~q )

	.dataa(\state.s_idle~q ),
	.datab(\state.s_init_wait~q ),
	.datac(\pll_reset~q ),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hE0FF;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas pll_reset(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_reset.is_wysiwyg = "true";
defparam pll_reset.power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\pll_reset~q ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20833;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|iob_cke~0 (
// Equation(s):
// \DRAM_Controller1|iob_cke~0_combout  = (\DRAM_Controller1|iob_cke~q ) # (!\DRAM_Controller1|state.s_startup~q )

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|iob_cke~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke~0 .lut_mask = 16'hF5F5;
defparam \DRAM_Controller1|iob_cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \DRAM_Controller1|iob_cke (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_cke~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_cke~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_cke .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Equal1~1 (
// Equation(s):
// \DRAM_Controller1|Equal1~1_combout  = (\DRAM_Controller1|startup_wait_count [2]) # (((\DRAM_Controller1|startup_wait_count [4]) # (!\DRAM_Controller1|Equal1~0_combout )) # (!\DRAM_Controller1|startup_wait_count [0]))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~1 .lut_mask = 16'hFBFF;
defparam \DRAM_Controller1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal3~0 (
// Equation(s):
// \DRAM_Controller1|Equal3~0_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|startup_wait_count [1] & \DRAM_Controller1|Equal2~3_combout ))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(gnd),
	.datac(\DRAM_Controller1|startup_wait_count [1]),
	.datad(\DRAM_Controller1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~0 .lut_mask = 16'hA000;
defparam \DRAM_Controller1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Equal3~1 (
// Equation(s):
// \DRAM_Controller1|Equal3~1_combout  = (\DRAM_Controller1|Equal3~0_combout  & (\DRAM_Controller1|startup_wait_count [0] & (\DRAM_Controller1|startup_wait_count [4] & \DRAM_Controller1|startup_wait_count [3])))

	.dataa(\DRAM_Controller1|Equal3~0_combout ),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|startup_wait_count [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~1 .lut_mask = 16'h8000;
defparam \DRAM_Controller1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Selector2~0 (
// Equation(s):
// \DRAM_Controller1|Selector2~0_combout  = (\DRAM_Controller1|state.s_startup~q ) # ((\DRAM_Controller1|Equal1~1_combout  & \DRAM_Controller1|Equal3~1_combout ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~0 .lut_mask = 16'hFCF0;
defparam \DRAM_Controller1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Equal4~0 (
// Equation(s):
// \DRAM_Controller1|Equal4~0_combout  = (\DRAM_Controller1|startup_wait_count [2]) # ((\DRAM_Controller1|startup_wait_count [0]) # ((!\DRAM_Controller1|Equal1~0_combout ) # (!\DRAM_Controller1|startup_wait_count [4])))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal4~0 .lut_mask = 16'hEFFF;
defparam \DRAM_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Equal2~4 (
// Equation(s):
// \DRAM_Controller1|Equal2~4_combout  = (\DRAM_Controller1|Equal3~0_combout  & (!\DRAM_Controller1|startup_wait_count [0] & (!\DRAM_Controller1|startup_wait_count [4] & !\DRAM_Controller1|startup_wait_count [3])))

	.dataa(\DRAM_Controller1|Equal3~0_combout ),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|startup_wait_count [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~4 .lut_mask = 16'h0002;
defparam \DRAM_Controller1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Selector2~1 (
// Equation(s):
// \DRAM_Controller1|Selector2~1_combout  = (!\DRAM_Controller1|Selector2~0_combout  & (((!\DRAM_Controller1|Equal4~0_combout  & !\DRAM_Controller1|Equal2~4_combout )) # (!\DRAM_Controller1|Equal1~1_combout )))

	.dataa(\DRAM_Controller1|Selector2~0_combout ),
	.datab(\DRAM_Controller1|Equal4~0_combout ),
	.datac(\DRAM_Controller1|Equal1~1_combout ),
	.datad(\DRAM_Controller1|Equal2~4_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~1 .lut_mask = 16'h0515;
defparam \DRAM_Controller1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \DRAM_Controller1|iob_command[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
cycloneive_lcell_comb \DRAM_Controller1|Add1~0 (
// Equation(s):
// \DRAM_Controller1|Add1~0_combout  = \DRAM_Controller1|refresh_count [0] $ (VCC)
// \DRAM_Controller1|Add1~1  = CARRY(\DRAM_Controller1|refresh_count [0])

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add1~0_combout ),
	.cout(\DRAM_Controller1|Add1~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~0 .lut_mask = 16'h33CC;
defparam \DRAM_Controller1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \DRAM_Controller1|refresh_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
cycloneive_lcell_comb \DRAM_Controller1|Add1~2 (
// Equation(s):
// \DRAM_Controller1|Add1~2_combout  = (\DRAM_Controller1|refresh_count [1] & (!\DRAM_Controller1|Add1~1 )) # (!\DRAM_Controller1|refresh_count [1] & ((\DRAM_Controller1|Add1~1 ) # (GND)))
// \DRAM_Controller1|Add1~3  = CARRY((!\DRAM_Controller1|Add1~1 ) # (!\DRAM_Controller1|refresh_count [1]))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~1 ),
	.combout(\DRAM_Controller1|Add1~2_combout ),
	.cout(\DRAM_Controller1|Add1~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~2 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~1 (
// Equation(s):
// \DRAM_Controller1|refresh_count~1_combout  = (\DRAM_Controller1|Add1~2_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(\DRAM_Controller1|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~1 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|refresh_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \DRAM_Controller1|refresh_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \DRAM_Controller1|Add1~4 (
// Equation(s):
// \DRAM_Controller1|Add1~4_combout  = (\DRAM_Controller1|refresh_count [2] & (\DRAM_Controller1|Add1~3  $ (GND))) # (!\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|Add1~3  & VCC))
// \DRAM_Controller1|Add1~5  = CARRY((\DRAM_Controller1|refresh_count [2] & !\DRAM_Controller1|Add1~3 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~3 ),
	.combout(\DRAM_Controller1|Add1~4_combout ),
	.cout(\DRAM_Controller1|Add1~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~4 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~0 (
// Equation(s):
// \DRAM_Controller1|refresh_count~0_combout  = (\DRAM_Controller1|Add1~4_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(\DRAM_Controller1|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~0 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|refresh_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \DRAM_Controller1|refresh_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
cycloneive_lcell_comb \DRAM_Controller1|Add1~6 (
// Equation(s):
// \DRAM_Controller1|Add1~6_combout  = (\DRAM_Controller1|refresh_count [3] & (!\DRAM_Controller1|Add1~5 )) # (!\DRAM_Controller1|refresh_count [3] & ((\DRAM_Controller1|Add1~5 ) # (GND)))
// \DRAM_Controller1|Add1~7  = CARRY((!\DRAM_Controller1|Add1~5 ) # (!\DRAM_Controller1|refresh_count [3]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~5 ),
	.combout(\DRAM_Controller1|Add1~6_combout ),
	.cout(\DRAM_Controller1|Add1~7 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~6 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \DRAM_Controller1|refresh_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
cycloneive_lcell_comb \DRAM_Controller1|Add1~8 (
// Equation(s):
// \DRAM_Controller1|Add1~8_combout  = (\DRAM_Controller1|refresh_count [4] & (\DRAM_Controller1|Add1~7  $ (GND))) # (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|Add1~7  & VCC))
// \DRAM_Controller1|Add1~9  = CARRY((\DRAM_Controller1|refresh_count [4] & !\DRAM_Controller1|Add1~7 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~7 ),
	.combout(\DRAM_Controller1|Add1~8_combout ),
	.cout(\DRAM_Controller1|Add1~9 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~8 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \DRAM_Controller1|refresh_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \DRAM_Controller1|Add1~10 (
// Equation(s):
// \DRAM_Controller1|Add1~10_combout  = (\DRAM_Controller1|refresh_count [5] & (!\DRAM_Controller1|Add1~9 )) # (!\DRAM_Controller1|refresh_count [5] & ((\DRAM_Controller1|Add1~9 ) # (GND)))
// \DRAM_Controller1|Add1~11  = CARRY((!\DRAM_Controller1|Add1~9 ) # (!\DRAM_Controller1|refresh_count [5]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~9 ),
	.combout(\DRAM_Controller1|Add1~10_combout ),
	.cout(\DRAM_Controller1|Add1~11 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~10 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \DRAM_Controller1|refresh_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
cycloneive_lcell_comb \DRAM_Controller1|Add1~12 (
// Equation(s):
// \DRAM_Controller1|Add1~12_combout  = (\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|Add1~11  $ (GND))) # (!\DRAM_Controller1|refresh_count [6] & (!\DRAM_Controller1|Add1~11  & VCC))
// \DRAM_Controller1|Add1~13  = CARRY((\DRAM_Controller1|refresh_count [6] & !\DRAM_Controller1|Add1~11 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~11 ),
	.combout(\DRAM_Controller1|Add1~12_combout ),
	.cout(\DRAM_Controller1|Add1~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~12 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \DRAM_Controller1|refresh_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
cycloneive_lcell_comb \DRAM_Controller1|Add1~14 (
// Equation(s):
// \DRAM_Controller1|Add1~14_combout  = (\DRAM_Controller1|refresh_count [7] & (!\DRAM_Controller1|Add1~13 )) # (!\DRAM_Controller1|refresh_count [7] & ((\DRAM_Controller1|Add1~13 ) # (GND)))
// \DRAM_Controller1|Add1~15  = CARRY((!\DRAM_Controller1|Add1~13 ) # (!\DRAM_Controller1|refresh_count [7]))

	.dataa(\DRAM_Controller1|refresh_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~13 ),
	.combout(\DRAM_Controller1|Add1~14_combout ),
	.cout(\DRAM_Controller1|Add1~15 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~14 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~2 (
// Equation(s):
// \DRAM_Controller1|refresh_count~2_combout  = (\DRAM_Controller1|Add1~14_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~14_combout ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~2 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|refresh_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \DRAM_Controller1|refresh_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \DRAM_Controller1|Add1~16 (
// Equation(s):
// \DRAM_Controller1|Add1~16_combout  = (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Add1~15  $ (GND))) # (!\DRAM_Controller1|refresh_count [8] & (!\DRAM_Controller1|Add1~15  & VCC))
// \DRAM_Controller1|Add1~17  = CARRY((\DRAM_Controller1|refresh_count [8] & !\DRAM_Controller1|Add1~15 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~15 ),
	.combout(\DRAM_Controller1|Add1~16_combout ),
	.cout(\DRAM_Controller1|Add1~17 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~16 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~3 (
// Equation(s):
// \DRAM_Controller1|refresh_count~3_combout  = (\DRAM_Controller1|Add1~16_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add1~16_combout ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~3 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|refresh_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \DRAM_Controller1|refresh_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \DRAM_Controller1|Add1~18 (
// Equation(s):
// \DRAM_Controller1|Add1~18_combout  = \DRAM_Controller1|refresh_count [9] $ (\DRAM_Controller1|Add1~17 )

	.dataa(\DRAM_Controller1|refresh_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRAM_Controller1|Add1~17 ),
	.combout(\DRAM_Controller1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add1~18 .lut_mask = 16'h5A5A;
defparam \DRAM_Controller1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \DRAM_Controller1|refresh_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
cycloneive_lcell_comb \DRAM_Controller1|Equal0~0 (
// Equation(s):
// \DRAM_Controller1|Equal0~0_combout  = (!\DRAM_Controller1|refresh_count [1] & (!\DRAM_Controller1|refresh_count [3] & (\DRAM_Controller1|refresh_count [0] & \DRAM_Controller1|refresh_count [2])))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(\DRAM_Controller1|refresh_count [3]),
	.datac(\DRAM_Controller1|refresh_count [0]),
	.datad(\DRAM_Controller1|refresh_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~0 .lut_mask = 16'h1000;
defparam \DRAM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
cycloneive_lcell_comb \DRAM_Controller1|Equal0~1 (
// Equation(s):
// \DRAM_Controller1|Equal0~1_combout  = (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|refresh_count [7] & !\DRAM_Controller1|refresh_count [5])))

	.dataa(\DRAM_Controller1|refresh_count [4]),
	.datab(\DRAM_Controller1|refresh_count [6]),
	.datac(\DRAM_Controller1|refresh_count [7]),
	.datad(\DRAM_Controller1|refresh_count [5]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~1 .lut_mask = 16'h0010;
defparam \DRAM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal0~2 (
// Equation(s):
// \DRAM_Controller1|Equal0~2_combout  = (!\DRAM_Controller1|refresh_count [9] & (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Equal0~0_combout  & \DRAM_Controller1|Equal0~1_combout )))

	.dataa(\DRAM_Controller1|refresh_count [9]),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(\DRAM_Controller1|Equal0~0_combout ),
	.datad(\DRAM_Controller1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~2 .lut_mask = 16'h4000;
defparam \DRAM_Controller1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Selector18~0 (
// Equation(s):
// \DRAM_Controller1|Selector18~0_combout  = (\DRAM_Controller1|state.s_startup~q  & ((\DRAM_Controller1|pending_refresh~q  & ((!\DRAM_Controller1|state.s_idle~q ))) # (!\DRAM_Controller1|pending_refresh~q  & (\DRAM_Controller1|Equal0~2_combout ))))

	.dataa(\DRAM_Controller1|Equal0~2_combout ),
	.datab(\DRAM_Controller1|state.s_idle~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector18~0 .lut_mask = 16'h3A00;
defparam \DRAM_Controller1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \DRAM_Controller1|pending_refresh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|pending_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|pending_refresh .is_wysiwyg = "true";
defparam \DRAM_Controller1|pending_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Selector23~0 (
// Equation(s):
// \DRAM_Controller1|Selector23~0_combout  = (\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|state.s_idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector23~0 .lut_mask = 16'hF000;
defparam \DRAM_Controller1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \DRAM_Controller1|state.s_idle_in_6 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_6 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|state~49 (
// Equation(s):
// \DRAM_Controller1|state~49_combout  = (\DRAM_Controller1|state.s_idle_in_6~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_6~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~49 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \DRAM_Controller1|state.s_idle_in_5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_5 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|state~48 (
// Equation(s):
// \DRAM_Controller1|state~48_combout  = (\DRAM_Controller1|state.s_idle_in_5~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_5~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~48 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \DRAM_Controller1|state.s_idle_in_4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_4 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|state~47 (
// Equation(s):
// \DRAM_Controller1|state~47_combout  = (\DRAM_Controller1|state.s_idle_in_4~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_4~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~47 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \DRAM_Controller1|state.s_idle_in_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|state~46 (
// Equation(s):
// \DRAM_Controller1|state~46_combout  = (\DRAM_Controller1|state.s_idle_in_3~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_3~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~46 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \DRAM_Controller1|state.s_idle_in_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|state~45 (
// Equation(s):
// \DRAM_Controller1|state~45_combout  = (\DRAM_Controller1|state.s_idle_in_2~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_2~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~45 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \DRAM_Controller1|state.s_idle_in_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Selector29~0 (
// Equation(s):
// \DRAM_Controller1|Selector29~0_combout  = (\DRAM_Controller1|state.s_idle_in_1~q ) # ((!\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|state.s_idle~q ))

	.dataa(\DRAM_Controller1|pending_refresh~q ),
	.datab(\DRAM_Controller1|state.s_idle~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_idle_in_1~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~0 .lut_mask = 16'hFF44;
defparam \DRAM_Controller1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Selector29~1 (
// Equation(s):
// \DRAM_Controller1|Selector29~1_combout  = (\DRAM_Controller1|Selector29~0_combout ) # ((!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal5~0_combout ))

	.dataa(\DRAM_Controller1|Selector29~0_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~1 .lut_mask = 16'hBBAA;
defparam \DRAM_Controller1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \DRAM_Controller1|state.s_idle (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|iob_command~0 (
// Equation(s):
// \DRAM_Controller1|iob_command~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & (!\DRAM_Controller1|Equal2~4_combout  & (\DRAM_Controller1|Equal4~0_combout  & !\DRAM_Controller1|Equal3~1_combout )))

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(\DRAM_Controller1|Equal2~4_combout ),
	.datac(\DRAM_Controller1|Equal4~0_combout ),
	.datad(\DRAM_Controller1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_command~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_command~0 .lut_mask = 16'h0010;
defparam \DRAM_Controller1|iob_command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Selector1~3 (
// Equation(s):
// \DRAM_Controller1|Selector1~3_combout  = (!\DRAM_Controller1|iob_command~0_combout  & ((\DRAM_Controller1|state.s_idle~q  & (\DRAM_Controller1|pending_refresh~q )) # (!\DRAM_Controller1|state.s_idle~q  & ((!\DRAM_Controller1|state.s_startup~q )))))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|pending_refresh~q ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|iob_command~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~3 .lut_mask = 16'h008D;
defparam \DRAM_Controller1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \DRAM_Controller1|iob_command[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Selector1~2 (
// Equation(s):
// \DRAM_Controller1|Selector1~2_combout  = (\DRAM_Controller1|state.s_idle~q  & (\DRAM_Controller1|pending_refresh~q )) # (!\DRAM_Controller1|state.s_idle~q  & ((!\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|pending_refresh~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle~q ),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~2 .lut_mask = 16'hA0AF;
defparam \DRAM_Controller1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Selector0~0 (
// Equation(s):
// \DRAM_Controller1|Selector0~0_combout  = (\DRAM_Controller1|Selector1~2_combout  & ((!\DRAM_Controller1|iob_command~0_combout ) # (!\DRAM_Controller1|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|Selector1~2_combout ),
	.datad(\DRAM_Controller1|iob_command~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector0~0 .lut_mask = 16'h30F0;
defparam \DRAM_Controller1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \DRAM_Controller1|iob_command[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Selector15~0 (
// Equation(s):
// \DRAM_Controller1|Selector15~0_combout  = (!\DRAM_Controller1|Equal4~0_combout  & !\DRAM_Controller1|state.s_startup~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal4~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector15~0 .lut_mask = 16'h0303;
defparam \DRAM_Controller1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|iob_address[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_address[0]~feeder_combout  = \DRAM_Controller1|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|iob_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \DRAM_Controller1|iob_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \DRAM_Controller1|iob_address[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Selector5~0 (
// Equation(s):
// \DRAM_Controller1|Selector5~0_combout  = (!\DRAM_Controller1|Equal1~1_combout  & !\DRAM_Controller1|state.s_startup~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector5~0 .lut_mask = 16'h0303;
defparam \DRAM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \DRAM_Controller1|iob_address[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[1]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \DRAM_Controller1|iob_dqm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \DRAM_Controller1|iob_dqm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[0]~10 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[0]~10_combout  = \UART_Controller1|tx_baud_counter [0] $ (VCC)
// \UART_Controller1|tx_baud_counter[0]~11  = CARRY(\UART_Controller1|tx_baud_counter [0])

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.cout(\UART_Controller1|tx_baud_counter[0]~11 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0]~10 .lut_mask = 16'h33CC;
defparam \UART_Controller1|tx_baud_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[3]~18 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[3]~18_combout  = (\restart_system~q ) # (!\UART_Controller1|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3]~18 .lut_mask = 16'hF0FF;
defparam \UART_Controller1|tx_baud_counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \UART_Controller1|tx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[1]~12 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[1]~12_combout  = (\UART_Controller1|tx_baud_counter [1] & (!\UART_Controller1|tx_baud_counter[0]~11 )) # (!\UART_Controller1|tx_baud_counter [1] & ((\UART_Controller1|tx_baud_counter[0]~11 ) # (GND)))
// \UART_Controller1|tx_baud_counter[1]~13  = CARRY((!\UART_Controller1|tx_baud_counter[0]~11 ) # (!\UART_Controller1|tx_baud_counter [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[0]~11 ),
	.combout(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.cout(\UART_Controller1|tx_baud_counter[1]~13 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \UART_Controller1|tx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[2]~14 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[2]~14_combout  = (\UART_Controller1|tx_baud_counter [2] & (\UART_Controller1|tx_baud_counter[1]~13  $ (GND))) # (!\UART_Controller1|tx_baud_counter [2] & (!\UART_Controller1|tx_baud_counter[1]~13  & VCC))
// \UART_Controller1|tx_baud_counter[2]~15  = CARRY((\UART_Controller1|tx_baud_counter [2] & !\UART_Controller1|tx_baud_counter[1]~13 ))

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[1]~13 ),
	.combout(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.cout(\UART_Controller1|tx_baud_counter[2]~15 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2]~14 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \UART_Controller1|tx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[3]~16 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[3]~16_combout  = (\UART_Controller1|tx_baud_counter [3] & (!\UART_Controller1|tx_baud_counter[2]~15 )) # (!\UART_Controller1|tx_baud_counter [3] & ((\UART_Controller1|tx_baud_counter[2]~15 ) # (GND)))
// \UART_Controller1|tx_baud_counter[3]~17  = CARRY((!\UART_Controller1|tx_baud_counter[2]~15 ) # (!\UART_Controller1|tx_baud_counter [3]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[2]~15 ),
	.combout(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.cout(\UART_Controller1|tx_baud_counter[3]~17 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \UART_Controller1|tx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \UART_Controller1|Equal4~0 (
// Equation(s):
// \UART_Controller1|Equal4~0_combout  = (((\UART_Controller1|tx_baud_counter [3]) # (!\UART_Controller1|tx_baud_counter [0])) # (!\UART_Controller1|tx_baud_counter [1])) # (!\UART_Controller1|tx_baud_counter [2])

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(\UART_Controller1|tx_baud_counter [1]),
	.datac(\UART_Controller1|tx_baud_counter [3]),
	.datad(\UART_Controller1|tx_baud_counter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~0 .lut_mask = 16'hF7FF;
defparam \UART_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[4]~19 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[4]~19_combout  = (\UART_Controller1|tx_baud_counter [4] & (\UART_Controller1|tx_baud_counter[3]~17  $ (GND))) # (!\UART_Controller1|tx_baud_counter [4] & (!\UART_Controller1|tx_baud_counter[3]~17  & VCC))
// \UART_Controller1|tx_baud_counter[4]~20  = CARRY((\UART_Controller1|tx_baud_counter [4] & !\UART_Controller1|tx_baud_counter[3]~17 ))

	.dataa(\UART_Controller1|tx_baud_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[3]~17 ),
	.combout(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.cout(\UART_Controller1|tx_baud_counter[4]~20 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4]~19 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \UART_Controller1|tx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[5]~21 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[5]~21_combout  = (\UART_Controller1|tx_baud_counter [5] & (!\UART_Controller1|tx_baud_counter[4]~20 )) # (!\UART_Controller1|tx_baud_counter [5] & ((\UART_Controller1|tx_baud_counter[4]~20 ) # (GND)))
// \UART_Controller1|tx_baud_counter[5]~22  = CARRY((!\UART_Controller1|tx_baud_counter[4]~20 ) # (!\UART_Controller1|tx_baud_counter [5]))

	.dataa(\UART_Controller1|tx_baud_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[4]~20 ),
	.combout(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.cout(\UART_Controller1|tx_baud_counter[5]~22 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5]~21 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|tx_baud_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \UART_Controller1|tx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[6]~23 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[6]~23_combout  = (\UART_Controller1|tx_baud_counter [6] & (\UART_Controller1|tx_baud_counter[5]~22  $ (GND))) # (!\UART_Controller1|tx_baud_counter [6] & (!\UART_Controller1|tx_baud_counter[5]~22  & VCC))
// \UART_Controller1|tx_baud_counter[6]~24  = CARRY((\UART_Controller1|tx_baud_counter [6] & !\UART_Controller1|tx_baud_counter[5]~22 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[5]~22 ),
	.combout(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.cout(\UART_Controller1|tx_baud_counter[6]~24 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6]~23 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \UART_Controller1|tx_baud_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[7]~25 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[7]~25_combout  = (\UART_Controller1|tx_baud_counter [7] & (!\UART_Controller1|tx_baud_counter[6]~24 )) # (!\UART_Controller1|tx_baud_counter [7] & ((\UART_Controller1|tx_baud_counter[6]~24 ) # (GND)))
// \UART_Controller1|tx_baud_counter[7]~26  = CARRY((!\UART_Controller1|tx_baud_counter[6]~24 ) # (!\UART_Controller1|tx_baud_counter [7]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[6]~24 ),
	.combout(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.cout(\UART_Controller1|tx_baud_counter[7]~26 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7]~25 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \UART_Controller1|tx_baud_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[8]~27 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[8]~27_combout  = (\UART_Controller1|tx_baud_counter [8] & (\UART_Controller1|tx_baud_counter[7]~26  $ (GND))) # (!\UART_Controller1|tx_baud_counter [8] & (!\UART_Controller1|tx_baud_counter[7]~26  & VCC))
// \UART_Controller1|tx_baud_counter[8]~28  = CARRY((\UART_Controller1|tx_baud_counter [8] & !\UART_Controller1|tx_baud_counter[7]~26 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[7]~26 ),
	.combout(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.cout(\UART_Controller1|tx_baud_counter[8]~28 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8]~27 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \UART_Controller1|tx_baud_counter[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[9]~29 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[9]~29_combout  = \UART_Controller1|tx_baud_counter[8]~28  $ (\UART_Controller1|tx_baud_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|tx_baud_counter [9]),
	.cin(\UART_Controller1|tx_baud_counter[8]~28 ),
	.combout(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9]~29 .lut_mask = 16'h0FF0;
defparam \UART_Controller1|tx_baud_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \UART_Controller1|tx_baud_counter[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[3]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \UART_Controller1|Equal4~1 (
// Equation(s):
// \UART_Controller1|Equal4~1_combout  = ((\UART_Controller1|tx_baud_counter [7]) # ((!\UART_Controller1|tx_baud_counter [4]) # (!\UART_Controller1|tx_baud_counter [6]))) # (!\UART_Controller1|tx_baud_counter [5])

	.dataa(\UART_Controller1|tx_baud_counter [5]),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(\UART_Controller1|tx_baud_counter [6]),
	.datad(\UART_Controller1|tx_baud_counter [4]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~1 .lut_mask = 16'hDFFF;
defparam \UART_Controller1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \UART_Controller1|Equal4~2 (
// Equation(s):
// \UART_Controller1|Equal4~2_combout  = (\UART_Controller1|Equal4~0_combout ) # ((\UART_Controller1|tx_baud_counter [9]) # ((\UART_Controller1|Equal4~1_combout ) # (!\UART_Controller1|tx_baud_counter [8])))

	.dataa(\UART_Controller1|Equal4~0_combout ),
	.datab(\UART_Controller1|tx_baud_counter [9]),
	.datac(\UART_Controller1|Equal4~1_combout ),
	.datad(\UART_Controller1|tx_baud_counter [8]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~2 .lut_mask = 16'hFEFF;
defparam \UART_Controller1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \UART_Controller1|tx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|tx_baud_tick~0_combout  = (!\restart_system~q  & !\UART_Controller1|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick~0 .lut_mask = 16'h000F;
defparam \UART_Controller1|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \UART_Controller1|tx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~0 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~0_combout  = (!\restart_system~q  & (\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_state~8_combout ))

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~0 .lut_mask = 16'h0030;
defparam \UART_Controller1|uart_tx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~3 (
// Equation(s):
// \UART_Controller1|uart_tx_count~3_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (!\restart_system~q  & (!\UART_Controller1|uart_tx_count [0] & !\UART_Controller1|uart_tx_state~8_combout )))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_count [0]),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~3 .lut_mask = 16'h0002;
defparam \UART_Controller1|uart_tx_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~2 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~2_combout  = (\restart_system~q ) # ((\UART_Controller1|uart_tx_state.tx_send_data~q  & \UART_Controller1|tx_baud_tick~q ))

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~2 .lut_mask = 16'hFCCC;
defparam \UART_Controller1|uart_tx_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \UART_Controller1|uart_tx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~4 (
// Equation(s):
// \UART_Controller1|uart_tx_count~4_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_count [1] $ (\UART_Controller1|uart_tx_count [0])))

	.dataa(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [1]),
	.datad(\UART_Controller1|uart_tx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~4 .lut_mask = 16'h0AA0;
defparam \UART_Controller1|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \UART_Controller1|uart_tx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~1 (
// Equation(s):
// \UART_Controller1|uart_tx_count~1_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_count [2] $ (((\UART_Controller1|uart_tx_count [1] & \UART_Controller1|uart_tx_count [0])))))

	.dataa(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datab(\UART_Controller1|uart_tx_count [1]),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\UART_Controller1|uart_tx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~1 .lut_mask = 16'h28A0;
defparam \UART_Controller1|uart_tx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \UART_Controller1|uart_tx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~8 (
// Equation(s):
// \UART_Controller1|uart_tx_state~8_combout  = (\UART_Controller1|uart_tx_count [1] & (\UART_Controller1|uart_tx_count [2] & \UART_Controller1|uart_tx_count [0]))

	.dataa(\UART_Controller1|uart_tx_count [1]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\UART_Controller1|uart_tx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~8 .lut_mask = 16'hA000;
defparam \UART_Controller1|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~9 (
// Equation(s):
// \UART_Controller1|uart_tx_state~9_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_state~8_combout  & \UART_Controller1|tx_baud_tick~q ))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_state~8_combout ),
	.datad(\UART_Controller1|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~9 .lut_mask = 16'hA000;
defparam \UART_Controller1|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~10 (
// Equation(s):
// \UART_Controller1|uart_tx_state~10_combout  = (!\restart_system~q  & ((\UART_Controller1|uart_tx_state~9_combout ) # ((!\UART_Controller1|tx_baud_tick~q  & \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ))))

	.dataa(\UART_Controller1|tx_baud_tick~q ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datad(\UART_Controller1|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~10 .lut_mask = 16'h3310;
defparam \UART_Controller1|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \UART_Controller1|uart_tx_state.tx_send_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~11 (
// Equation(s):
// \UART_Controller1|uart_tx_state~11_combout  = (\UART_Controller1|uart_tx_state.tx_send_stop_bit~q  & \UART_Controller1|tx_baud_tick~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datad(\UART_Controller1|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~11 .lut_mask = 16'hF000;
defparam \UART_Controller1|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~12 (
// Equation(s):
// \UART_Controller1|uart_tx_state~12_combout  = (!\UART_Controller1|uart_tx_state~11_combout  & (!\restart_system~q  & (\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_state~9_combout )))

	.dataa(\UART_Controller1|uart_tx_state~11_combout ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~12 .lut_mask = 16'h0010;
defparam \UART_Controller1|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \UART_Controller1|uart_tx_state.tx_send_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data~0_combout  = (\UART_Controller1|tx_baud_tick~q  & ((\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ) # ((!\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_data~q )))) # 
// (!\UART_Controller1|tx_baud_tick~q  & (((!\UART_Controller1|uart_tx_data~q ))))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datad(\UART_Controller1|uart_tx_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~0 .lut_mask = 16'hC0F7;
defparam \UART_Controller1|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data~1_combout  = (!\restart_system~q  & !\UART_Controller1|uart_tx_data~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|uart_tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~1 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \UART_Controller1|uart_tx_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector48~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector48~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((!\FLASHMEM_Controller1|iob_flash_cs~q  & ((\FLASHMEM_Controller1|state.s_idle~q ) # (!\FLASHMEM_Controller1|state.s_wait_reset~q ))))

	.dataa(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.datab(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.datac(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datad(\FLASHMEM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector48~0 .lut_mask = 16'hF5F1;
defparam \FLASHMEM_Controller1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector48~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector48~1_combout  = (!\FLASHMEM_Controller1|Selector48~0_combout  & (((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|iob_flash_cs~q )) # (!\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.datad(\FLASHMEM_Controller1|Selector48~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector48~1 .lut_mask = 16'h0075;
defparam \FLASHMEM_Controller1|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \FLASHMEM_Controller1|iob_flash_cs (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector48~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|iob_flash_cs .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|iob_flash_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~1_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q ) # (((\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ) # (\FLASHMEM_Controller1|trans_state.s_trans_data~q )) # 
// (!\FLASHMEM_Controller1|trans_state.s_trans_null~q ))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~1 .lut_mask = 16'hFFFB;
defparam \FLASHMEM_Controller1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~2_combout  = (\FLASHMEM_Controller1|Selector5~0_combout ) # (((\FLASHMEM_Controller1|Selector5~1_combout  & \FLASHMEM_Controller1|sck_sched_fall~q )) # (!\FLASHMEM_Controller1|Selector4~2_combout ))

	.dataa(\FLASHMEM_Controller1|Selector5~1_combout ),
	.datab(\FLASHMEM_Controller1|Selector5~0_combout ),
	.datac(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.datad(\FLASHMEM_Controller1|Selector4~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~2 .lut_mask = 16'hECFF;
defparam \FLASHMEM_Controller1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \FLASHMEM_Controller1|sck_sched_fall (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_sched_fall .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_sched_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|sck_en_fall~0 (
// Equation(s):
// \FLASHMEM_Controller1|sck_en_fall~0_combout  = !\FLASHMEM_Controller1|sck_sched_fall~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|sck_en_fall~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en_fall~0 .lut_mask = 16'h00FF;
defparam \FLASHMEM_Controller1|sck_en_fall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N25
dffeas \FLASHMEM_Controller1|sck_en_fall (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|sck_en_fall~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_en_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en_fall .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_en_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector38~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector38~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & (((\FLASHMEM_Controller1|sck_en~q ) # (\FLASHMEM_Controller1|Equal0~2_combout )))) # (!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & 
// (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (\FLASHMEM_Controller1|sck_en~q )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|sck_en~q ),
	.datad(\FLASHMEM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector38~0 .lut_mask = 16'hDCD0;
defparam \FLASHMEM_Controller1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \FLASHMEM_Controller1|sck_en (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[6]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|sck~0 (
// Equation(s):
// \FLASHMEM_Controller1|sck~0_combout  = (\FLASHMEM_Controller1|sck_en_fall~q  & (\CLK~input_o  & \FLASHMEM_Controller1|sck_en~q ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|sck_en_fall~q ),
	.datac(\CLK~input_o ),
	.datad(\FLASHMEM_Controller1|sck_en~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|sck~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck~0 .lut_mask = 16'hC000;
defparam \FLASHMEM_Controller1|sck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~0_combout  = (\FLASHMEM_Controller1|iob_mosi~q  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q ) # (!\FLASHMEM_Controller1|trans_state.s_trans_null~q )))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\FLASHMEM_Controller1|iob_mosi~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~0 .lut_mask = 16'hF300;
defparam \FLASHMEM_Controller1|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~1_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|shift_reg_idx [0]) # (\FLASHMEM_Controller1|flash_opcode [1])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & 
// (\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|shift_reg_idx [0])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [5]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~1 .lut_mask = 16'hCEC2;
defparam \FLASHMEM_Controller1|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~2_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|flash_opcode [0]))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & 
// (\FLASHMEM_Controller1|flash_opcode [2])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|shift_reg_idx [1]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|flash_opcode [2]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~2 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~3 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~3_combout  = (\FLASHMEM_Controller1|Selector63~0_combout ) # ((\FLASHMEM_Controller1|Selector63~1_combout  & (\FLASHMEM_Controller1|Selector63~2_combout  & \FLASHMEM_Controller1|trans_state.s_trans_opcode~q )))

	.dataa(\FLASHMEM_Controller1|Selector63~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector63~1_combout ),
	.datac(\FLASHMEM_Controller1|Selector63~2_combout ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~3 .lut_mask = 16'hEAAA;
defparam \FLASHMEM_Controller1|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \FLASHMEM_Controller1|iob_mosi (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector63~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|iob_mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|iob_mosi .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|iob_mosi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \TXD~input (
	.i(TXD),
	.ibar(gnd),
	.o(\TXD~input_o ));
// synopsys translate_off
defparam \TXD~input .bus_hold = "false";
defparam \TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \SDRAM_DQ0~input (
	.i(SDRAM_DQ0),
	.ibar(gnd),
	.o(\SDRAM_DQ0~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ0~input .bus_hold = "false";
defparam \SDRAM_DQ0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \SDRAM_DQ1~input (
	.i(SDRAM_DQ1),
	.ibar(gnd),
	.o(\SDRAM_DQ1~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ1~input .bus_hold = "false";
defparam \SDRAM_DQ1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \SDRAM_DQ2~input (
	.i(SDRAM_DQ2),
	.ibar(gnd),
	.o(\SDRAM_DQ2~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ2~input .bus_hold = "false";
defparam \SDRAM_DQ2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \SDRAM_DQ3~input (
	.i(SDRAM_DQ3),
	.ibar(gnd),
	.o(\SDRAM_DQ3~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ3~input .bus_hold = "false";
defparam \SDRAM_DQ3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \SDRAM_DQ4~input (
	.i(SDRAM_DQ4),
	.ibar(gnd),
	.o(\SDRAM_DQ4~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ4~input .bus_hold = "false";
defparam \SDRAM_DQ4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SDRAM_DQ5~input (
	.i(SDRAM_DQ5),
	.ibar(gnd),
	.o(\SDRAM_DQ5~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ5~input .bus_hold = "false";
defparam \SDRAM_DQ5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ6~input (
	.i(SDRAM_DQ6),
	.ibar(gnd),
	.o(\SDRAM_DQ6~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ6~input .bus_hold = "false";
defparam \SDRAM_DQ6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ7~input (
	.i(SDRAM_DQ7),
	.ibar(gnd),
	.o(\SDRAM_DQ7~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ7~input .bus_hold = "false";
defparam \SDRAM_DQ7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ8~input (
	.i(SDRAM_DQ8),
	.ibar(gnd),
	.o(\SDRAM_DQ8~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ8~input .bus_hold = "false";
defparam \SDRAM_DQ8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ9~input (
	.i(SDRAM_DQ9),
	.ibar(gnd),
	.o(\SDRAM_DQ9~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ9~input .bus_hold = "false";
defparam \SDRAM_DQ9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ10~input (
	.i(SDRAM_DQ10),
	.ibar(gnd),
	.o(\SDRAM_DQ10~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ10~input .bus_hold = "false";
defparam \SDRAM_DQ10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ11~input (
	.i(SDRAM_DQ11),
	.ibar(gnd),
	.o(\SDRAM_DQ11~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ11~input .bus_hold = "false";
defparam \SDRAM_DQ11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ12~input (
	.i(SDRAM_DQ12),
	.ibar(gnd),
	.o(\SDRAM_DQ12~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ12~input .bus_hold = "false";
defparam \SDRAM_DQ12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ13~input (
	.i(SDRAM_DQ13),
	.ibar(gnd),
	.o(\SDRAM_DQ13~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ13~input .bus_hold = "false";
defparam \SDRAM_DQ13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ14~input (
	.i(SDRAM_DQ14),
	.ibar(gnd),
	.o(\SDRAM_DQ14~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ14~input .bus_hold = "false";
defparam \SDRAM_DQ14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ15~input (
	.i(SDRAM_DQ15),
	.ibar(gnd),
	.o(\SDRAM_DQ15~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ15~input .bus_hold = "false";
defparam \SDRAM_DQ15~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
