# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
CPLUS_INCLUDE_PATH=/usr/local/cuda-10.1/include:/home/hc676/.conda/envs/pydev/include/python3.6m:/home/hc676/.conda/envs/pydev/lib/python3.6/site-packages/pybind11/include:/usr/local/cuda-10.1/include:/home/hc676/.conda/envs/pydev/include/python3.6m:/home/hc676/.conda/envs/pydev/lib/python3.6/site-packages/pybind11/include:
MANPATH=/opt/rh/devtoolset-7/root/usr/share/man:/opt/rh/devtoolset-8/root/usr/share/man:/opt/rh/devtoolset-7/root/usr/share/man:/opt/rh/devtoolset-8/root/usr/share/man:
_RDI_DONT_SET_XILINX_AS_PATH=True
HLS_INCLUDE=/opt/xilinx/2022.1/Vitis_HLS/2022.1/include
XDG_SESSION_ID=62022
HOSTNAME=brg-zhang-xcel.ece.cornell.edu
TERM_PROGRAM=vscode
HCL_HOME=/scratch/users/hc676/heterocl
XILINX_DSP=
SHELL=/bin/bash
TERM=screen-256color
MAKEFLAGS= -- PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm TARGET=hw
HISTSIZE=50000
SSH_CLIENT=10.17.141.154 63527 22
PERL5LIB=/opt/rh/devtoolset-7/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-7/root/usr/lib/perl5:/opt/rh/devtoolset-7/root//usr/share/perl5/vendor_perl:/opt/rh/devtoolset-8/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-8/root/usr/lib/perl5:/opt/rh/devtoolset-8/root//usr/share/perl5/vendor_perl:/opt/rh/devtoolset-7/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-7/root/usr/lib/perl5:/opt/rh/devtoolset-7/root//usr/share/perl5/vendor_perl:/opt/rh/devtoolset-8/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-8/root/usr/lib/perl5:/opt/rh/devtoolset-8/root//usr/share/perl5/vendor_perl
CONDA_SHLVL=1
MYVIVADO=
CONDA_PROMPT_MODIFIER=(base) 
TERM_PROGRAM_VERSION=1.81.1
RDI_TPS_ROOT=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
LLVM_BUILD_DIR=/scratch/users/hc676/llvm-project/build
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.11_9
ZSH=/home/hc676/.oh-my-zsh
RT_TCL_PATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/2022.1/Vitis/2022.1/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
PCP_DIR=/opt/rh/devtoolset-7/root
MAKEOVERRIDES=${-*-command-variables-*-}
USER=hc676
CUDA_HOME=/usr/local/cuda-10.1
VITIS=/opt/xilinx/2022.1/Vitis/2022.1
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/home/hc676/hcl-dialect-prototype/build/openscop/lib:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/usr/local/cuda-10.1/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/rh/devtoolset-8/root/usr/lib64/dyninst:/opt/rh/devtoolset-8/root/usr/lib/dyninst:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/home/hc676/hcl-dialect-prototype/build/openscop/lib:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/usr/local/cuda-10.1/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/rh/devtoolset-8/root/usr/lib64/dyninst:/opt/rh/devtoolset-8/root/usr/lib/dyninst:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
CONDA_EXE=/scratch/users/hc676/software/anaconda3/bin/conda
LLVM_SYMBOLIZER_PATH=/scratch/users/hc676/llvm-project/build/bin/llvm-symbolizer
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/2022.1/Vitis/2022.1/tps/tcl/tcl8.5
MAKE_TERMOUT=/dev/pts/730
XDEVICE=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@flex.ece.cornell.edu
MAKELEVEL=1
PAGER=less
RDI_BUILD=yes
MFLAGS=
TMUX=/tmp/tmux-1599395/default,139363,1
RT_LIBPATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
LSCOLORS=Gxfxcxdxbxegedabagacad
_CE_CONDA=
RDI_LIBDIR=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o
PATH=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/xilinx/2022.1/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/xilinx/2022.1/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin:/opt/xilinx/2022.1/Model_Composer/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/arm/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/2022.1/Vitis/2022.1/aietools/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/DocNav:/scratch/users/hc676/llvm-project/build/bin:/scratch/users/hc676/software/arcanist/bin:/scratch/users/hc676/software/cmake-3.22.3/bin:/opt/rh/devtoolset-7/root/usr/bin:/usr/local/cuda-10.1/bin:/usr/local/cuda/bin:/usr/local/cuda:/opt/rh/devtoolset-8/root/usr/bin:/scratch/users/hc676/arcanist/bin:/scratch/users/hc676/software/anaconda3/bin:/scratch/users/hc676/software/anaconda3/condabin:/home/hc676/.vscode-server/bin/6c3e3dba23e8fadc360aed75ce363ba185c49794/bin/remote-cli:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin
MAIL=/var/spool/mail/hc676
XILINX_VITIS=/opt/xilinx/2022.1/Vitis/2022.1
CONDA_PREFIX=/scratch/users/hc676/software/anaconda3
PWD=/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
VSCODE_NONCE=fe93b7cb-1ef8-451c-83d0-135bc4763dd1
XILINX_VIVADO_HLS=/opt/xilinx/2022.1/Vivado/2022.1
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
LOADEDMODULES=
TMUX_PANE=%1
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
GCC_COLORS=error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01
XILINX_HLS=/opt/xilinx/2022.1/Vitis_HLS/2022.1
PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
XILINX_VIVADO=/opt/xilinx/2022.1/Vivado/2022.1
XILINX_SDK=/opt/xilinx/2022.1/Vitis/2022.1
HISTCONTROL=ignoreboth
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
_CE_M=
VSCODE_INJECTION=1
ISL_IOSTREAMS_RSA=/opt/xilinx/2022.1/Vitis/2022.1/tps/isl
HOME=/home/hc676
SHLVL=7
RDI_BASEROOT=/opt/xilinx/2022.1/Vitis
LANGUAGE=en_US:en
VSCODE_GIT_ASKPASS_MAIN=/home/hc676/.vscode-server/bin/6c3e3dba23e8fadc360aed75ce363ba185c49794/extensions/git/dist/askpass-main.js
TVM_HOME=/scratch/users/hc676/tvm
RDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
TARGET=hw
LOGNAME=hc676
LESS=-R
PYTHONPATH=/opt/xilinx/xrt/python:/scratch/users/hc676/hcl-dialect-prototype/build/tools/hcl/python_packages/hcl_core:/scratch/users/hc676/heterocl/python:/scratch/users/hc676/heterocl/hlib/python:/opt/rh/devtoolset-7/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-7/root/usr/lib/python2.7/site-packages:/opt/rh/devtoolset-8/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-8/root/usr/lib/python2.7/site-packages:/scratch/users/hc676/llvm-project/build/tools/mlir/python_packages/mlir_core:/scratch/users/hc676/heterocl/hcl-dialect/build/tools/hcl/python_packages/hcl_core:/scratch/users/hc676/heterocl:/scratch/users/hc676/heterocl/hlib/python:/scratch/users/hc676/tvm/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/scratch/users/hc676/hcl-dialect-prototype/build/tools/hcl/python_packages/hcl_core:/scratch/users/hc676/heterocl/python:/scratch/users/hc676/heterocl/hlib/python:/opt/rh/devtoolset-7/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-7/root/usr/lib/python2.7/site-packages:/opt/rh/devtoolset-8/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-8/root/usr/lib/python2.7/site-packages:/scratch/users/hc676/llvm-project/build/tools/mlir/python_packages/mlir_core:/scratch/users/hc676/heterocl/hcl-dialect/build/tools/hcl/python_packages/hcl_core:/scratch/users/hc676/heterocl:/scratch/users/hc676/heterocl/hlib/python:/scratch/users/hc676/tvm/python:
CONDA_PYTHON_EXE=/scratch/users/hc676/software/anaconda3/bin/python
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/730
XDG_DATA_DIRS=/home/hc676/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=10.17.141.67 51701 128.253.128.40 22
VSCODE_GIT_IPC_HANDLE=/run/user/1599395/vscode-git-12a17a780f.sock
RDI_BINROOT=/opt/xilinx/2022.1/Vitis/2022.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/1599395/vscode-ipc-a7c973b8-5d44-4d10-8f1a-a4f5e5ed1c72.sock
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
PKG_CONFIG_PATH=/opt/rh/devtoolset-8/root/usr/lib64/pkgconfig:/opt/rh/devtoolset-8/root/usr/lib64/pkgconfig
CONDA_DEFAULT_ENV=base
BROWSER=/home/hc676/.vscode-server/bin/6c3e3dba23e8fadc360aed75ce363ba185c49794/bin/helpers/browser.sh
INFOPATH=/opt/rh/devtoolset-7/root/usr/share/info:/opt/rh/devtoolset-8/root/usr/share/info:/opt/rh/devtoolset-7/root/usr/share/info:/opt/rh/devtoolset-8/root/usr/share/info
VSCODE_GIT_ASKPASS_NODE=/home/hc676/.vscode-server/bin/6c3e3dba23e8fadc360aed75ce363ba185c49794/node
GIT_ASKPASS=/home/hc676/.vscode-server/bin/6c3e3dba23e8fadc360aed75ce363ba185c49794/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1599395
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/2022.1/Vitis/2022.1
HDIPRELDPATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/home/hc676/hcl-dialect-prototype/build/openscop/lib:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/usr/local/cuda-10.1/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/rh/devtoolset-8/root/usr/lib64/dyninst:/opt/rh/devtoolset-8/root/usr/lib/dyninst:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/home/hc676/hcl-dialect-prototype/build/openscop/lib:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/usr/local/cuda-10.1/lib64:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/rh/devtoolset-8/root/usr/lib64/dyninst:/opt/rh/devtoolset-8/root/usr/lib/dyninst:/opt/rh/devtoolset-8/root/usr/lib64:/opt/rh/devtoolset-8/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.1
RDI_DATADIR=/opt/xilinx/2022.1/Vitis/2022.1/data
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx/2022.1
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=46050
XILINX_CD_SESSION=1e833a33-1763-4c71-a064-1e7f49e93c9b
XILINX_RS_PORT=45341
XILINX_RS_SESSION=c5c3e0b1-9ca2-4bb2-846f-7cef1697f96b


V++ command line:
------------------------------------------
/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -l --save-temps --optimize 3 -t hw --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo 

FINAL PROGRAM OPTIONS
--input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
--link
--optimize 3
--output ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1

PARSED COMMAND LINE OPTIONS
-l 
--save-temps 
--optimize 3 
-t hw 
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm 
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 
-o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin 
_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 05 Sep 2023 17:45:47
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 05 Sep 2023 17:47:20
output: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml
------------------------------------------
step: running system_link
timestamp: 05 Sep 2023 17:47:22
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/system_link --xo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 05 Sep 2023 17:47:55
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/cf2sw -sdsl /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -rtd /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd -nofilter /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd -xclbin /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 05 Sep 2023 17:48:03
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 05 Sep 2023 17:48:04
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/.ipcache -s --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 --messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
Vivado Log File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj
misc=BinaryName=Bert_layer.link
[connectivity]
nk=Bert_layer:1:Bert_layer_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=Bert_layer.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj
--config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini
--connectivity.nk Bert_layer:1:Bert_layer_1
--input_file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
--iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0
--kernels /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat
--log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link
--messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb
--no-info
--output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
--remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/.ipcache
--report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link
--save_temps
--target hw
--temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm 
--remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/.ipcache 
-s 
--output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int 
--log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link 
--report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link 
--config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini 
-k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link 
--no-info 
--iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 
--messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb 
/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj 
advanced.misc BinaryName=Bert_layer.link 
connectivity.nk Bert_layer:1:Bert_layer_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 05 Sep 2023 17:48:15
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 05 September 2023 17:48:29
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 05 September 2023 17:48:29
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 05 September 2023 17:48:29
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1177
   timestamp: 05 September 2023 17:48:29
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:788
   timestamp: 05 September 2023 17:48:29
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 05 September 2023 17:48:34
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 05 September 2023 17:48:34
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 05 September 2023 17:48:34
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 05 September 2023 17:48:34
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2300
   timestamp: 05 September 2023 17:48:34
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/.ipcache
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2310
   timestamp: 05 September 2023 17:48:37
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:1991
   timestamp: 05 September 2023 17:48:37
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 05 September 2023 17:48:45
   -----------------------
   VPL internal step: report locked IPs
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:3037
   timestamp: 05 September 2023 17:49:13
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:217
   timestamp: 05 September 2023 17:49:13
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:234
   timestamp: 05 September 2023 17:49:15
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 05 September 2023 17:49:15
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:280
   timestamp: 05 September 2023 17:49:15
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:292
   timestamp: 05 September 2023 17:49:16
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:2117
   timestamp: 05 September 2023 17:49:16
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:302
   timestamp: 05 September 2023 17:49:16
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:306
   timestamp: 05 September 2023 17:49:16
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:310
   timestamp: 05 September 2023 17:49:16
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:336
   timestamp: 05 September 2023 17:49:16
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2148
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: writing user synth clock constraints in /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2376
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: add_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2380
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: move_files [get_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2395
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: read_xdc /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:4391
   timestamp: 05 September 2023 17:50:09
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:3740
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:382
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:390
   timestamp: 05 September 2023 17:50:09
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:449
   timestamp: 05 September 2023 17:50:54
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:493
   timestamp: 05 September 2023 17:50:54
   -----------------------
   VPL internal step: generating resource usage report '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/resource.json'
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:5198
   timestamp: 05 September 2023 19:06:52
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2897
   timestamp: 05 September 2023 19:06:52
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_2_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_2_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_2_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_ii_level0_wire_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_ulp_cmp_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_hmss_0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_axi_vip_data_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_ulp_ucs_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel_00_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_01_adapt_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_aclk_kernel_01_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_7cf0_bs_switch_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_097b_user_debug_hub_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_7cf0_bsip_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_7cf0_axi_jtag_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_097b_user_debug_bridge_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_097b_build_info_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_avg_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_hbm_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_hbm_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_hbm_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_aclk_freerun_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_00_adapt_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_aclk_kernel_00_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_ucs_control_status_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:53
   -----------------------
   VPL internal step: launched run bd_22c0_clock_shutdown_latch_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel_01_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_xbar_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_Bert_layer_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_xbar_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_clk_hbm_adapt_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_hbm_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_gapping_demand_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_update_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_toggle_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_build_info_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_58f6_xsdbm_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_58f6_lut_buffer_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_slice1_0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_auto_cc_1_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_16_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_auto_cc_2_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_17_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_auto_cc_3_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_reset_sync_SLR2_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect1_0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S00_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S01_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_inst_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_reset_sync_SLR0_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_slice0_1_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_85ad_init_reduce_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_15_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: launched run bd_22c0_auto_cc_0_synth_1
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 05 September 2023 19:06:54
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:563
   timestamp: 05 September 2023 19:06:54
   -----------------------
   VPL internal step: log_generated_reports for implementation '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:900
   timestamp: 05 September 2023 19:33:40
   -----------------------
   VPL internal step: problem implementing dynamic region, impl_1: place_design ERROR
   File: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:908
   timestamp: 05 September 2023 19:34:00
   -----------------------
  status: fail (place_design ERROR)
   -----------------------
  log: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
   VPL problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
   -----------------------
  current step: vpl.impl failed. To rerun the existing project please use --from_step vpl.impl
   VPL internal step status: fail
