#---------------------------------------------------------------------
# start session at Fri Dec 23 13:50:06 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
---------------------------------------------------------------------------------
|    Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.8GBytes 2.6GHz 64bits mode pid 4753 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation              | 
|                              All Rights Reserved                              | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION          | 
|             WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.               | 
---------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl 

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 155M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/verilogMul/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/verilogMul/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/verilogMul/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/verilogMul/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 167M, CVMEM - 1687M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/verilogMul/verilog/demo_integrationMult.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/verilogMul/verilog/demo_integrationMult.syn.v'.
info VLOG2: Parsed 7 modules.
info SDB3: Top design set to 'integrationMult'.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/verilogMul/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 171M, CVMEM - 1687M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 79 objects (out of 79 objects)
info UI49: 77 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 790 horizontal track starting at 0 with step 0.1400
info UI49: creating 577 vertical track starting at 0 with step 0.1900
info UI49: creating 790 horizontal track starting at 0 with step 0.1400
info UI49: creating 391 vertical track starting at 0 with step 0.2800
info UI49: creating 395 horizontal track starting at 0 with step 0.2800
info UI49: creating 391 vertical track starting at 0 with step 0.2800
info UI49: creating 138 horizontal track starting at 0 with step 0.8000
info UI49: creating 137 vertical track starting at 0 with step 0.8000
info UI49: creating 69 horizontal track starting at 0 with step 1.6000
info UI49: creating 68 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 77     | 77              | 
|-------+--------+-----------------|
| VSS   | 77     | 77              | 
|-------+--------+-----------------|
| Total | 154    | 154             | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 39     | 39    | 
|-------+--------+-------|
| VDD   | 39     | 39    | 
|-------+--------+-------|
| Total | 78     | 78    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 39     | 39    | 
|-------+--------+-------|
| VSS   | 39     | 39    | 
|-------+--------+-------|
| Total | 78     | 78    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 39     | 39    | 
|-------+--------+-------|
| VSS   | 39     | 39    | 
|-------+--------+-------|
| Total | 78     | 78    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 174M, CVMEM - 1687M, PVMEM - 1778M)
warning PGR169: Trying to create power ring.   location: (3200 3200)
warning PGR169: Trying to create power ring.   location: (6000 6000)
------------------------------------------
|             Created wires              |
|-------+--------+------+--------+-------|
|       | metal5 | via5 | metal6 | Total | 
|-------+--------+------+--------+-------|
| VDD   | 2      | 4    | 2      | 8     | 
|-------+--------+------+--------+-------|
| VSS   | 2      | 4    | 2      | 8     | 
|-------+--------+------+--------+-------|
| Total | 4      | 8    | 4      | 16    | 
------------------------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 174M, CVMEM - 1687M, PVMEM - 1778M)
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 390    | 390   | 
|-------+--------+-------|
| VSS   | 390    | 390   | 
|-------+--------+-------|
| Total | 780    | 780   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 195    | 195   | 
|-------+--------+-------|
| VSS   | 195    | 195   | 
|-------+--------+-------|
| Total | 390    | 390   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 195    | 195   | 
|-------+--------+-------|
| VSS   | 195    | 195   | 
|-------+--------+-------|
| Total | 390    | 390   | 
--------------------------

PGR_WARN: Checked 390 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 174M, CVMEM - 1687M, PVMEM - 1778M)
Inserting PG vias in partition integrationMult
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% warning PGR195: Detected routing obstacle or existing via.   location: (4600 1100000 6000 1101400)
warning PGR195: Detected routing obstacle or existing via.   location: (1090300 1100000 1091700 1101400)
100% 
warning PGR195: Detected routing obstacle or existing via.   location: (1800 1102800 3200 1104200)
warning PGR195: Detected routing obstacle or existing via.   location: (1093100 1102800 1094500 1104200)
warning PGR195: Detected routing obstacle or existing via.   location: (1800 1800 3200 3200)
warning PGR195: Detected routing obstacle or existing via.   location: (1093100 1800 1094500 3200)
warning PGR195: Detected routing obstacle or existing via.   location: (4600 4600 6000 6000)
warning PGR195: Detected routing obstacle or existing via.   location: (1090300 4600 1091700 6000)
Processing metal6: 30% 60% 100% 
Processing metal7: 30% 60% 100% 
Processing metal8: 30% 60% 100% 
Processing metal9: 30% 60% 100% 
Processing metal10: 30% 60% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                    PG wire stats in partition integrationMult                                    |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 78     | 0      | 0      | 0      | 1174   | 4      | 0      | 0      | 0      | 0       | 1256  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 14976  | 0      | 0      | 0      | 8      | 0      | 0      | 0      | 0      | 0       | 14984 | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                              PG via insertion stats in partition integrationMult                              |
|-----------------------+-------+-------+-------+-------+------+------+------+------+------+------------+-------|
|                       | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+-------+-------+-------+-------+------+------+------+------+------+------------+-------|
| Successfully inserted | 14976 | 14976 | 14976 | 14976 | 0    | 0    | 0    | 0    | 0    | 14976      | 59904 | 
|-----------------------+-------+-------+-------+-------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+-------+-------+-------+-------+------+------+------+------+------+------------+-------|
| DRC failed            | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 182M, CVMEM - 1687M, PVMEM - 1778M)
info PGR187: Wire trimmed.   location: (10000 303150 13700 304850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 303150 1085400 304850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 555150 13700 556850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 555150 1085400 556850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 527150 13700 528850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 527150 1085400 528850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 499150 13700 500850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 499150 1085400 500850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 471150 13700 472850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 471150 1085400 472850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 443150 13700 444850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 443150 1085400 444850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 415150 13700 416850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 415150 1085400 416850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 387150 13700 388850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 387150 1085400 388850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 359150 13700 360850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 359150 1085400 360850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 331150 13700 332850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 331150 1085400 332850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 583150 13700 584850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 583150 1085400 584850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 275150 13700 276850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 275150 1085400 276850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 247150 13700 248850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 247150 1085400 248850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 219150 13700 220850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 219150 1085400 220850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 191150 13700 192850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 191150 1085400 192850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 163150 13700 164850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 163150 1085400 164850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 135150 13700 136850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 135150 1085400 136850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 107150 13700 108850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 107150 1085400 108850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 79150 13700 80850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 79150 1085400 80850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 51150 13700 52850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 51150 1085400 52850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 835150 13700 836850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 835150 1085400 836850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 1087150 13700 1088850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 1087150 1085400 1088850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 1059150 13700 1060850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 1059150 1085400 1060850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 1031150 13700 1032850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 1031150 1085400 1032850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 1003150 13700 1004850) on layer metal1
info PGR187: Wire trimmed.   location: (1084700 1003150 1085400 1004850) on layer metal1
Discovered 3 tail wires and vias in net 'VDD'
Removed 3 tail wires and vias from net 'VDD'
Trimmed 231 wires in net 'VDD'
Net 'VSS' has no tails
No tails removed from net 'VSS'
Trimmed 39 wires in net 'VSS'

Discovered 3 tail wires and vias in PG nets in partition 'integrationMult'
Removed 3 tail wires and vias from PG nets in partition 'integrationMult'
Trimmed 270 PG wires in partition 'integrationMult'

info UI: 100 (out of 1086) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1687M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1687M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition integrationMult (started at Fri Dec 23 13:51:36 2022)
warning PLC2012: The port 'reset' is not fixed.
warning PLC2012: The port 'en' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 14% 28% 42% 57% 71% 85% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 2.910488e+08
Report 'placement': Placement Report
Generated on Fri Dec 23 13:51:38 2022
  
Cell Density Map Utilization - 100 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |======= 5
45  |======================================== 29
50  |======================================================================== 51
55  |===================== 15
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 1 sec (CPU time: 1 sec; MEM: RSS - 191M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 13:51:38 2022)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.1 (0.3 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 195M, CVMEM - 1687M, PVMEM - 1992M)
info Found 2949 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 77 cut rows, with average utilization 51.6704%, utilization with cell bloats 51.6704%.
info DP116: Legalizer has initial 2949 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2949 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2949, cells moved: 2949, total movement: 1937.08, max movement: 2.68736, average movement: 0.65686.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 2949. First few cells with largest displacements:
info DP110: 2.69 rows, from {553081 813642, N} to {521100 808000, FS}, cell regB/out_reg[29].
info DP110: 2.64 rows, from {558638 758982, N} to {528700 752000, FS}, cell regB/out_reg[1].
info DP110: 2.58 rows, from {56713 787452, N} to {27100 794000, N}, cell multiplier/i_0/i_755.
info DP110: 2.56 rows, from {273449 660652, N} to {302600 654000, N}, cell multiplier/i_0/i_711.
info DP110: 2.55 rows, from {686828 815235, N} to {657900 822000, N}, cell multiplier/i_0/i_107.
info DP111: Legalization summary: total movable cells: 2949, cells moved: 2949, total movement: 1937.08, max movement: 2.68736, average movement: 0.65686.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2949                | 2949        | 1937.08                | 2.68736      | 0.65686          | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 202M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 131 pins (out of 131).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 790
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 577
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 790
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 391
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 395
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 391
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 138
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 137
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 69
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 68
info Checking partition 'integrationMult' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 790
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 577
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 790
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 391
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 395
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 391
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 138
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 137
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 69
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 68
info Check pin placement
    Total pins: 131
info Check completed.
    Total violations: 6
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 3     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 3     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 91    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 4     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 154   | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 77    | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 77    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 77    | Warning | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 0     | Passed  | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 0     | Passed  | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 1     | Warning | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 4     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 4     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/floorplan.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Fri Dec 23 13:51:39 2022
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 3 sec (CPU time: 2 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 202M, CVMEM - 1687M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 790 horizontal track starting at 900 with step 1400
info UI49: creating 577 vertical track starting at 1450 with step 1900
info UI49: creating 790 horizontal track starting at 900 with step 1400
info UI49: creating 391 vertical track starting at 2550 with step 2800
info UI49: creating 395 horizontal track starting at 2300 with step 2800
info UI49: creating 391 vertical track starting at 2550 with step 2800
info UI49: creating 138 horizontal track starting at 2700 with step 8000
info UI49: creating 137 vertical track starting at 2950 with step 8000
info UI49: creating 69 horizontal track starting at 10700 with step 16000
info UI49: creating 68 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/verilogMul/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/verilogMul/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI33: performed read constraints of /home/vlsi/Desktop/verilogMul/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/import.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 203M, CVMEM - 1687M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2949 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        128   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 4     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       154   Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 4     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  154   Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  77    Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  77    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        77    Warning The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       0     Passed  The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              0     Passed  The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             1     Warning The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    4     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   4     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Fri Dec 23 13:51:39 2022
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 integrationMult  -  -   5990.05   11592.8        5990.05      51.6704               49.4 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Fri Dec 23 13:51:39 2022
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Fri Dec 23 13:51:39 2022
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Fri Dec 23 13:51:39 2022
  
                USER CONSTRAINTS                
                  MODE default MODE new_mode Total 
 create_clock     0            1             1 
 set_input_delay  0            1             1 
 set_output_delay 0            1             1 
 set_load         0            1             1 
 Total            0            4             4 

NRF info: Design has 51.6704 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 205M, CVMEM - 1687M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Fri Dec 23 13:51:40 2022
Total number of error messages:  0
  
-----------------------------------------------------------------------------------------------------
|                                         Warning Messages                                          |
|------------+--------------------+-----------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                 | 
|------------+--------------------+-----------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.      | 
|------------+--------------------+-----------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                            | 
|------------+--------------------+-----------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                   | 
|------------+--------------------+-----------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.            | 
|------------+--------------------+-----------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                          | 
|------------+--------------------+-----------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value          | 
|            |                    | 'true'.                                                         | 
|------------+--------------------+-----------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.           | 
|------------+--------------------+-----------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of     | 
|            |                    | '4'                                                             | 
|------------+--------------------+-----------------------------------------------------------------|
| PGR169     | 3                  | Trying to create power ring.   location: (3200 3200)            | 
|------------+--------------------+-----------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                    | 
|------------+--------------------+-----------------------------------------------------------------|
| PGR195     | 15                 | Detected routing obstacle or existing via.   location:          | 
|            |                    | (4600 1100000 6000 1101400)                                     | 
|------------+--------------------+-----------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'. | 
|------------+--------------------+-----------------------------------------------------------------|
| PLC2012    | 3                  | The port 'reset' is not fixed.                                  | 
|------------+--------------------+-----------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top        | 
|            |                    | partition has been specified.                                   | 
|------------+--------------------+-----------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of          | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.       | 
-----------------------------------------------------------------------------------------------------

Total number of warning messages:  55
info UI33: performed source of flow_scripts/0_import.tcl for 4 sec (CPU time: 4 sec; MEM: RSS - 205M, CVMEM - 1687M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> write_db -file db/import.db
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/db/import.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 224M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> source flow_scripts/1_place.tcl > LOGs/place.log
info UI54: redirecting output of source to LOGs/place.log
info UI54: redirecting output of create_property to /dev/null
info UI54: redirecting output of create_property to /dev/null
info UI54: redirecting output of create_property to /dev/null
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 13:55:43 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1904M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:55:43 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1904M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 126       126             | 
| 2.5000 - 4.9990 70        196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1904M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:55:43 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1904M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.7490 196       196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1904M, PVMEM - 2637M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
Nitro-SoC> write_db -file db/place.db
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/db/place.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1904M, PVMEM - 2637M)
Nitro-SoC> report_placement
Report 'placement': Placement Report
Generated on Fri Dec 23 13:59:04 2022
  
----------------------------------------------------------------------------
|    Placement Bounding Box Statistics [integrationMult] length units:     |
|                                 angstrom                                 |
|-----------+--------------+----------------+----------------+-------------|
| Pin Count | Average      | Number Of Nets | Total Length   | Deviation   | 
|-----------+--------------+----------------+----------------+-------------|
| All       | 90193.3338   | 3889           | 350761875.0000 | 183883.3232 | 
|-----------+--------------+----------------+----------------+-------------|
| 2         | 65194.4016   | 3175           | 206992225.0000 | 66637.6204  | 
|-----------+--------------+----------------+----------------+-------------|
| 3         | 63962.5300   | 417            | 26672375.0000  | 70904.6720  | 
|-----------+--------------+----------------+----------------+-------------|
| 4         | 87264.9485   | 194            | 16929400.0000  | 87970.3783  | 
|-----------+--------------+----------------+----------------+-------------|
| 5         | 165083.3333  | 27             | 4457250.0000   | 194851.9075 | 
|-----------+--------------+----------------+----------------+-------------|
| >=6       | 1259350.3289 | 76             | 95710625.0000  | 294119.0081 | 
----------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  34
Pin Count Statistics, Avg:  2.79198
Pin Count Statistics, Sum:  10858
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 2958    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 2952    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 150     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 6014.26 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 6014.26 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 98.686  | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 11592.8 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 51.87   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 49.6    | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 77        | 43582      | 2952         | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 100 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  |== 1
15  |== 1
20  |== 1
25  |========== 4
30  |============= 5
35  |===== 2
40  |======== 3
45  |============================= 11
50  |======================================================== 21
55  |======================================================================== 27
60  |============================================= 17
65  |================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> source flow_scripts/2_clock.tcl > LOGs/clock.log
info UI54: redirecting output of source to LOGs/clock.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 13:59:50 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 125       125             | 
| 2.5000 - 4.9990 71        196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 164       164             | 
| 1.0000 - 1.9990 32        196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
Nitro-SoC> write_db -file db/clock.db
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/db/clock.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1843M, PVMEM - 2637M)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 220um clock net has a latency lower bound of 8ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:BUF_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 220um clock net has a latency lower bound of 7ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1782M)
info CTS567: Creating Clock Tree Analyzer Cockpit Table.
info CTS574: Processing root pins.
info CTS575: Found 1 root pins.
info CTS568: 1 clock source(s) found.
info CTS576: Found 1 clock source pins.
info CTS564: Loading data for clocks.
Nitro-SoC> source flow_scripts/3_route.tcl > LOGs/route.log
info UI54: redirecting output of source to LOGs/route.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:06:28 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:28 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 125       125             | 
| 2.5000 - 4.9990 71        196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:28 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 196       196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> report_timing
 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.260943 | 3.40189  | 3.66284   |         | 1       | 30.8571  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/A | BUF_X4        | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 3.40189  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/Z | BUF_X4        | Rise |  0.0210 | 0.0210 | 0.0100 |             | 0.020813 | 11.8107  | 11.8315   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_2         |               | Rise |  0.0210 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/A     | INV_X8        | Rise |  0.0210 | 0.0000 | 0.0100 |             |          | 11.8107  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/ZN    | INV_X8        | Fall |  0.0290 | 0.0080 | 0.0050 |             | 9.78548  | 6.25843  | 16.0439   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/A     | INV_X4        | Fall |  0.0320 | 0.0030 | 0.0060 |             |          | 5.70005  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/ZN    | INV_X4        | Rise |  0.0500 | 0.0180 | 0.0130 |             | 12.27    | 5.04556  | 17.3156   |         | 3       | 55.7701  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_1         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_CTS_0_PP_0         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/CK    | CLKGATETST_X1 | Rise |  0.0500 | 0.0000 | 0.0130 |             |          | 1.8122   |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/GCK   | CLKGATETST_X1 | Rise |  0.1950 | 0.1450 | 0.1220 |             | 20.6366  | 30.3889  | 51.0255   |         | 32      | 52.1094  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                     |               |      |         |        |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[31]/CK         | DFF_X1        | Rise |  0.2040 | 0.0090 | 0.1220 |             |          | 0.949653 |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[31]/Q          | DFF_X1        | Rise |  0.3110 | 0.1070 | 0.0090 |             | 0.25741  | 1.77921  | 2.03662   |         | 1       | 66.4464  | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/drc_ipo_c3/A           | BUF_X2        | Rise |  0.3110 | 0.0000 | 0.0090 |             |          | 1.77921  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/drc_ipo_c3/Z           | BUF_X2        | Rise |  0.4150 | 0.1040 | 0.1070 |             | 34.8111  | 48.0722  | 82.8832   |         | 30      | 57.433   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out[31]                |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/inputB[31]       |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/inputB[31]   |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2636/A     | INV_X1        | Rise |  0.4160 | 0.0010 | 0.1070 |             |          | 1.70023  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2636/ZN    | INV_X1        | Fall |  0.4820 | 0.0660 | 0.0470 |             | 19.8293  | 4.95005  | 24.7794   |         | 3       | 57.433   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2569/A1    | NOR2_X1       | Fall |  0.4910 | 0.0090 | 0.0470 |    0.0030   |          | 1.41309  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2569/ZN    | NOR2_X1       | Rise |  0.6050 | 0.1140 | 0.0870 |             | 13.3579  | 3.26108  | 16.619    |         | 2       | 66.4955  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2567/A1    | NAND2_X1      | Rise |  0.6270 | 0.0220 | 0.0870 |    0.0170   |          | 1.59903  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2567/ZN    | NAND2_X1      | Fall |  0.7110 | 0.0840 | 0.0550 |             | 17.1986  | 5.41642  | 22.615    |         | 2       | 57.0089  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_1184/A     | OAI21_X1      | Fall |  0.7260 | 0.0150 | 0.0550 |    0.0150   |          | 1.51857  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_1184/ZN    | OAI21_X1      | Rise |  0.8060 | 0.0800 | 0.0930 |             | 14.5831  | 2.76208  | 17.3452   |         | 1       | 44.1183  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_446/CI     | FA_X1         | Rise |  0.8560 | 0.0500 | 0.0930 |    0.0450   |          | 2.76208  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_446/S      | FA_X1         | Fall |  0.9700 | 0.1140 | 0.0160 |             | 0.332474 | 2.76208  | 3.09455   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_448/CI     | FA_X1         | Fall |  0.9700 | 0.0000 | 0.0160 |             |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_448/S      | FA_X1         | Rise |  1.0900 | 0.1200 | 0.0180 |             | 1.06652  | 3.74571  | 4.81223   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_452/A      | FA_X1         | Rise |  1.0900 | 0.0000 | 0.0180 |             |          | 3.74571  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_452/S      | FA_X1         | Fall |  1.1840 | 0.0940 | 0.0180 |             | 0.976424 | 3.47198  | 4.44841   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_454/B      | FA_X1         | Fall |  1.1840 | 0.0000 | 0.0180 |             |          | 3.39955  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_454/S      | FA_X1         | Rise |  1.3120 | 0.1280 | 0.0160 |             | 0.392821 | 3.47198  | 3.86481   |         | 1       | 64.3638  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_455/B      | FA_X1         | Rise |  1.3120 | 0.0000 | 0.0160 |             |          | 3.47199  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_455/S      | FA_X1         | Fall |  1.4160 | 0.1040 | 0.0210 |             | 3.44871  | 3.35157  | 6.80029   |         | 2       | 64.3638  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2266/A2    | NOR2_X1       | Fall |  1.4210 | 0.0050 | 0.0210 |    0.0050   |          | 1.56385  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2266/ZN    | NOR2_X1       | Rise |  1.4650 | 0.0440 | 0.0260 |             | 0.593931 | 3.3177   | 3.91163   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2265/A     | INV_X1        | Rise |  1.4650 | 0.0000 | 0.0260 |             |          | 1.70023  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2265/ZN    | INV_X1        | Fall |  1.4800 | 0.0150 | 0.0100 |             | 0.764239 | 3.261    | 4.02524   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2259/A1    | NAND3_X1      | Fall |  1.4800 | 0.0000 | 0.0100 |             |          | 1.56203  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2259/ZN    | NAND3_X1      | Rise |  1.5020 | 0.0220 | 0.0170 |             | 1.38268  | 2.5234   | 3.90608   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2256/A1    | OR2_X1        | Rise |  1.5020 | 0.0000 | 0.0170 |             |          | 0.946814 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2256/ZN    | OR2_X1        | Rise |  1.5410 | 0.0390 | 0.0190 |             | 4.24488  | 2.54323  | 6.78811   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2208/A1    | OR2_X1        | Rise |  1.5420 | 0.0010 | 0.0190 |    0.0010   |          | 0.946814 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2208/ZN    | OR2_X1        | Rise |  1.5730 | 0.0310 | 0.0120 |             | 1.10791  | 2.55941  | 3.66732   |         | 2       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2207/A2    | OR2_X1        | Rise |  1.5730 | 0.0000 | 0.0120 |             |          | 0.941939 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2207/ZN    | OR2_X1        | Rise |  1.6050 | 0.0320 | 0.0130 |             | 0.770937 | 3.34016  | 4.11109   |         | 2       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2175/A1    | OAI222_X1     | Rise |  1.6050 | 0.0000 | 0.0130 |             |          | 1.57659  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2175/ZN    | OAI222_X1     | Fall |  1.6460 | 0.0410 | 0.0410 |             | 2.58653  | 3.43046  | 6.01698   |         | 1       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2174/A2    | NOR3_X2       | Fall |  1.6460 | 0.0000 | 0.0410 |             |          | 3.04029  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2174/ZN    | NOR3_X2       | Rise |  1.7690 | 0.1230 | 0.0910 |             | 13.4132  | 7.1575   | 20.5707   |         | 4       | 63.7426  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2140/A3    | NOR3_X1       | Rise |  1.7850 | 0.0160 | 0.0910 |    0.0110   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2140/ZN    | NOR3_X1       | Fall |  1.8170 | 0.0320 | 0.0270 |             | 2.79974  | 3.44279  | 6.24253   |         | 1       | 45.1004  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2114/A3    | NOR3_X2       | Fall |  1.8180 | 0.0010 | 0.0270 |             |          | 3.31987  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2114/ZN    | NOR3_X2       | Rise |  1.9240 | 0.1060 | 0.0750 |             | 10.8817  | 5.49545  | 16.3772   |         | 3       | 34.0737  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2108/A3    | NOR3_X1       | Rise |  1.9440 | 0.0200 | 0.0750 |    0.0160   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2108/ZN    | NOR3_X1       | Fall |  1.9630 | 0.0190 | 0.0190 |             | 0.486059 | 1.60595  | 2.09201   |         | 1       | 22.0201  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2101/A4    | NOR4_X1       | Fall |  1.9630 | 0.0000 | 0.0190 |             |          | 1.55423  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2101/ZN    | NOR4_X1       | Rise |  2.1090 | 0.1460 | 0.0990 |             | 2.10795  | 5.49545  | 7.60339   |         | 3       | 22.0201  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2095/A3    | NOR3_X1       | Rise |  2.1200 | 0.0110 | 0.0990 |    0.0110   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2095/ZN    | NOR3_X1       | Fall |  2.1460 | 0.0260 | 0.0260 |             | 0.765835 | 3.61496  | 4.38079   |         | 1       | 55.7366  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2088/A4    | NOR4_X2       | Fall |  2.1460 | 0.0000 | 0.0260 |             |          | 3.49679  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2088/ZN    | NOR4_X2       | Rise |  2.2640 | 0.1180 | 0.0720 |             | 4.12359  | 5.49545  | 9.61903   |         | 3       | 52.3438  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2081/A3    | NOR3_X1       | Rise |  2.2830 | 0.0190 | 0.0720 |    0.0180   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2081/ZN    | NOR3_X1       | Fall |  2.3010 | 0.0180 | 0.0190 |             | 0.942432 | 0.914189 | 1.85662   |         | 1       | 66.4464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2072/A4    | OR4_X1        | Fall |  2.3010 | 0.0000 | 0.0190 |             |          | 0.892889 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2072/ZN    | OR4_X1        | Fall |  2.4290 | 0.1280 | 0.0210 |             | 0.644697 | 3.88349  | 4.52819   |         | 2       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2071/A2    | NOR2_X1       | Fall |  2.4290 | 0.0000 | 0.0210 |             |          | 1.56385  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2071/ZN    | NOR2_X1       | Rise |  2.4640 | 0.0350 | 0.0180 |             | 0.43609  | 1.62635  | 2.06244   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2070/A     | AOI21_X1      | Rise |  2.4640 | 0.0000 | 0.0180 |             |          | 1.62635  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2070/ZN    | AOI21_X1      | Fall |  2.4840 | 0.0200 | 0.0150 |             | 0.912658 | 3.84775  | 4.76041   |         | 2       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2067/A     | XOR2_X1       | Fall |  2.4840 | 0.0000 | 0.0150 |             |          | 2.18123  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2067/Z     | XOR2_X1       | Fall |  2.5350 | 0.0510 | 0.0120 |             | 0.191708 | 0.97463  | 1.16634   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/result[62]   |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/result[62]       |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/inp[30]                |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/i_0_32/A2              | AND2_X1       | Fall |  2.5350 | 0.0000 | 0.0120 |             |          | 0.894119 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/i_0_32/ZN              | AND2_X1       | Fall |  2.5670 | 0.0320 | 0.0070 |             | 0.536104 | 1.14029  | 1.67639   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/out_reg[30]/D          | DFF_X1        | Fall |  2.5670 | 0.0000 | 0.0070 |             |          | 1.06234  |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to outB/out_reg[30]/CK 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.260943 | 3.0037   | 3.26464   |         | 1       | 30.8571  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/A | BUF_X4        | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 3.40189  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/Z | BUF_X4        | Rise |  0.0200 | 0.0200 | 0.0090 |             | 0.020813 | 10.8     | 10.8208   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_2         |               | Rise |  0.0200 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/A     | INV_X8        | Rise |  0.0200 | 0.0000 | 0.0090 |             |          | 11.8107  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/ZN    | INV_X8        | Fall |  0.0280 | 0.0080 | 0.0040 |             | 9.78548  | 5.70005  | 15.4855   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/A     | INV_X4        | Fall |  0.0310 | 0.0030 | 0.0050 |             |          | 5.70005  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/ZN    | INV_X4        | Rise |  0.0480 | 0.0170 | 0.0130 |             | 12.27    | 4.58396  | 16.854    |         | 3       | 55.7701  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L4_c_tid0_27/A     | CLKBUF_X3     | Rise |  0.0490 | 0.0010 | 0.0130 |             |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L4_c_tid0_27/Z     | CLKBUF_X3     | Rise |  0.0940 | 0.0450 | 0.0200 |             | 5.79276  | 14.4082  | 20.201    |         | 2       | 33.0357  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_gate_out_reg/CK    | CLKGATETST_X8 | Rise |  0.0960 | 0.0020 | 0.0200 |             |          | 7.95918  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_gate_out_reg/GCK   | CLKGATETST_X8 | Rise |  0.1380 | 0.0420 | 0.0220 |             | 30.5422  | 27.4061  | 57.9482   |         | 32      | 43.6161  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/out_reg[30]/CK         | DFF_X1        | Rise |  0.1440 | 0.0060 | 0.0220 |    -0.0030  |          | 0.949653 |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  3.0000 | 3.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.1440 | 3.1440 | 
|-------------------------------------------+---------+--------|
| library setup check                       | -0.0320 | 3.1120 | 
|-------------------------------------------+---------+--------|
| data required time                        |  3.1120 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data required time                        |  3.1120 |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         | -2.5670 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0020 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.5470 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> report_timing -max_delay
 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.260943 | 3.40189  | 3.66284   |         | 1       | 30.8571  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/A | BUF_X4        | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 3.40189  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/Z | BUF_X4        | Rise |  0.0210 | 0.0210 | 0.0100 |             | 0.020813 | 11.8107  | 11.8315   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_2         |               | Rise |  0.0210 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/A     | INV_X8        | Rise |  0.0210 | 0.0000 | 0.0100 |             |          | 11.8107  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/ZN    | INV_X8        | Fall |  0.0290 | 0.0080 | 0.0050 |             | 9.78548  | 6.25843  | 16.0439   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/A     | INV_X4        | Fall |  0.0320 | 0.0030 | 0.0060 |             |          | 5.70005  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/ZN    | INV_X4        | Rise |  0.0500 | 0.0180 | 0.0130 |             | 12.27    | 5.04556  | 17.3156   |         | 3       | 55.7701  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_1         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_CTS_0_PP_0         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/CK    | CLKGATETST_X1 | Rise |  0.0500 | 0.0000 | 0.0130 |             |          | 1.8122   |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/GCK   | CLKGATETST_X1 | Rise |  0.1950 | 0.1450 | 0.1220 |             | 20.6366  | 30.3889  | 51.0255   |         | 32      | 52.1094  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                     |               |      |         |        |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[31]/CK         | DFF_X1        | Rise |  0.2040 | 0.0090 | 0.1220 |             |          | 0.949653 |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[31]/Q          | DFF_X1        | Rise |  0.3110 | 0.1070 | 0.0090 |             | 0.25741  | 1.77921  | 2.03662   |         | 1       | 66.4464  | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/drc_ipo_c3/A           | BUF_X2        | Rise |  0.3110 | 0.0000 | 0.0090 |             |          | 1.77921  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/drc_ipo_c3/Z           | BUF_X2        | Rise |  0.4150 | 0.1040 | 0.1070 |             | 34.8111  | 48.0722  | 82.8832   |         | 30      | 57.433   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out[31]                |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/inputB[31]       |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/inputB[31]   |               | Rise |  0.4150 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2636/A     | INV_X1        | Rise |  0.4160 | 0.0010 | 0.1070 |             |          | 1.70023  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2636/ZN    | INV_X1        | Fall |  0.4820 | 0.0660 | 0.0470 |             | 19.8293  | 4.95005  | 24.7794   |         | 3       | 57.433   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2569/A1    | NOR2_X1       | Fall |  0.4910 | 0.0090 | 0.0470 |    0.0030   |          | 1.41309  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2569/ZN    | NOR2_X1       | Rise |  0.6050 | 0.1140 | 0.0870 |             | 13.3579  | 3.26108  | 16.619    |         | 2       | 66.4955  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2567/A1    | NAND2_X1      | Rise |  0.6270 | 0.0220 | 0.0870 |    0.0170   |          | 1.59903  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2567/ZN    | NAND2_X1      | Fall |  0.7110 | 0.0840 | 0.0550 |             | 17.1986  | 5.41642  | 22.615    |         | 2       | 57.0089  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_1184/A     | OAI21_X1      | Fall |  0.7260 | 0.0150 | 0.0550 |    0.0150   |          | 1.51857  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_1184/ZN    | OAI21_X1      | Rise |  0.8060 | 0.0800 | 0.0930 |             | 14.5831  | 2.76208  | 17.3452   |         | 1       | 44.1183  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_446/CI     | FA_X1         | Rise |  0.8560 | 0.0500 | 0.0930 |    0.0450   |          | 2.76208  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_446/S      | FA_X1         | Fall |  0.9700 | 0.1140 | 0.0160 |             | 0.332474 | 2.76208  | 3.09455   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_448/CI     | FA_X1         | Fall |  0.9700 | 0.0000 | 0.0160 |             |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_448/S      | FA_X1         | Rise |  1.0900 | 0.1200 | 0.0180 |             | 1.06652  | 3.74571  | 4.81223   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_452/A      | FA_X1         | Rise |  1.0900 | 0.0000 | 0.0180 |             |          | 3.74571  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_452/S      | FA_X1         | Fall |  1.1840 | 0.0940 | 0.0180 |             | 0.976424 | 3.47198  | 4.44841   |         | 1       | 66.6741  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_454/B      | FA_X1         | Fall |  1.1840 | 0.0000 | 0.0180 |             |          | 3.39955  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_454/S      | FA_X1         | Rise |  1.3120 | 0.1280 | 0.0160 |             | 0.392821 | 3.47198  | 3.86481   |         | 1       | 64.3638  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_455/B      | FA_X1         | Rise |  1.3120 | 0.0000 | 0.0160 |             |          | 3.47199  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_455/S      | FA_X1         | Fall |  1.4160 | 0.1040 | 0.0210 |             | 3.44871  | 3.35157  | 6.80029   |         | 2       | 64.3638  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2266/A2    | NOR2_X1       | Fall |  1.4210 | 0.0050 | 0.0210 |    0.0050   |          | 1.56385  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2266/ZN    | NOR2_X1       | Rise |  1.4650 | 0.0440 | 0.0260 |             | 0.593931 | 3.3177   | 3.91163   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2265/A     | INV_X1        | Rise |  1.4650 | 0.0000 | 0.0260 |             |          | 1.70023  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2265/ZN    | INV_X1        | Fall |  1.4800 | 0.0150 | 0.0100 |             | 0.764239 | 3.261    | 4.02524   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2259/A1    | NAND3_X1      | Fall |  1.4800 | 0.0000 | 0.0100 |             |          | 1.56203  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2259/ZN    | NAND3_X1      | Rise |  1.5020 | 0.0220 | 0.0170 |             | 1.38268  | 2.5234   | 3.90608   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2256/A1    | OR2_X1        | Rise |  1.5020 | 0.0000 | 0.0170 |             |          | 0.946814 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2256/ZN    | OR2_X1        | Rise |  1.5410 | 0.0390 | 0.0190 |             | 4.24488  | 2.54323  | 6.78811   |         | 2       | 53.1362  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2208/A1    | OR2_X1        | Rise |  1.5420 | 0.0010 | 0.0190 |    0.0010   |          | 0.946814 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2208/ZN    | OR2_X1        | Rise |  1.5730 | 0.0310 | 0.0120 |             | 1.10791  | 2.55941  | 3.66732   |         | 2       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2207/A2    | OR2_X1        | Rise |  1.5730 | 0.0000 | 0.0120 |             |          | 0.941939 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2207/ZN    | OR2_X1        | Rise |  1.6050 | 0.0320 | 0.0130 |             | 0.770937 | 3.34016  | 4.11109   |         | 2       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2175/A1    | OAI222_X1     | Rise |  1.6050 | 0.0000 | 0.0130 |             |          | 1.57659  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2175/ZN    | OAI222_X1     | Fall |  1.6460 | 0.0410 | 0.0410 |             | 2.58653  | 3.43046  | 6.01698   |         | 1       | 58.8093  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2174/A2    | NOR3_X2       | Fall |  1.6460 | 0.0000 | 0.0410 |             |          | 3.04029  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2174/ZN    | NOR3_X2       | Rise |  1.7690 | 0.1230 | 0.0910 |             | 13.4132  | 7.1575   | 20.5707   |         | 4       | 63.7426  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2140/A3    | NOR3_X1       | Rise |  1.7850 | 0.0160 | 0.0910 |    0.0110   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2140/ZN    | NOR3_X1       | Fall |  1.8170 | 0.0320 | 0.0270 |             | 2.79974  | 3.44279  | 6.24253   |         | 1       | 45.1004  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2114/A3    | NOR3_X2       | Fall |  1.8180 | 0.0010 | 0.0270 |             |          | 3.31987  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2114/ZN    | NOR3_X2       | Rise |  1.9240 | 0.1060 | 0.0750 |             | 10.8817  | 5.49545  | 16.3772   |         | 3       | 34.0737  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2108/A3    | NOR3_X1       | Rise |  1.9440 | 0.0200 | 0.0750 |    0.0160   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2108/ZN    | NOR3_X1       | Fall |  1.9630 | 0.0190 | 0.0190 |             | 0.486059 | 1.60595  | 2.09201   |         | 1       | 22.0201  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2101/A4    | NOR4_X1       | Fall |  1.9630 | 0.0000 | 0.0190 |             |          | 1.55423  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2101/ZN    | NOR4_X1       | Rise |  2.1090 | 0.1460 | 0.0990 |             | 2.10795  | 5.49545  | 7.60339   |         | 3       | 22.0201  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2095/A3    | NOR3_X1       | Rise |  2.1200 | 0.0110 | 0.0990 |    0.0110   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2095/ZN    | NOR3_X1       | Fall |  2.1460 | 0.0260 | 0.0260 |             | 0.765835 | 3.61496  | 4.38079   |         | 1       | 55.7366  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2088/A4    | NOR4_X2       | Fall |  2.1460 | 0.0000 | 0.0260 |             |          | 3.49679  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2088/ZN    | NOR4_X2       | Rise |  2.2640 | 0.1180 | 0.0720 |             | 4.12359  | 5.49545  | 9.61903   |         | 3       | 52.3438  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2081/A3    | NOR3_X1       | Rise |  2.2830 | 0.0190 | 0.0720 |    0.0180   |          | 1.6163   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2081/ZN    | NOR3_X1       | Fall |  2.3010 | 0.0180 | 0.0190 |             | 0.942432 | 0.914189 | 1.85662   |         | 1       | 66.4464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2072/A4    | OR4_X1        | Fall |  2.3010 | 0.0000 | 0.0190 |             |          | 0.892889 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2072/ZN    | OR4_X1        | Fall |  2.4290 | 0.1280 | 0.0210 |             | 0.644697 | 3.88349  | 4.52819   |         | 2       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2071/A2    | NOR2_X1       | Fall |  2.4290 | 0.0000 | 0.0210 |             |          | 1.56385  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2071/ZN    | NOR2_X1       | Rise |  2.4640 | 0.0350 | 0.0180 |             | 0.43609  | 1.62635  | 2.06244   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2070/A     | AOI21_X1      | Rise |  2.4640 | 0.0000 | 0.0180 |             |          | 1.62635  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2070/ZN    | AOI21_X1      | Fall |  2.4840 | 0.0200 | 0.0150 |             | 0.912658 | 3.84775  | 4.76041   |         | 2       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2067/A     | XOR2_X1       | Fall |  2.4840 | 0.0000 | 0.0150 |             |          | 2.18123  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/i_2067/Z     | XOR2_X1       | Fall |  2.5350 | 0.0510 | 0.0120 |             | 0.191708 | 0.97463  | 1.16634   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/i_0/result[62]   |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    multiplier/result[62]       |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/inp[30]                |               | Fall |  2.5350 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/i_0_32/A2              | AND2_X1       | Fall |  2.5350 | 0.0000 | 0.0120 |             |          | 0.894119 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/i_0_32/ZN              | AND2_X1       | Fall |  2.5670 | 0.0320 | 0.0070 |             | 0.536104 | 1.14029  | 1.67639   |         | 1       | 56.9464  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/out_reg[30]/D          | DFF_X1        | Fall |  2.5670 | 0.0000 | 0.0070 |             |          | 1.06234  |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to outB/out_reg[30]/CK 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.260943 | 3.0037   | 3.26464   |         | 1       | 30.8571  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/A | BUF_X4        | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 3.40189  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/Z | BUF_X4        | Rise |  0.0200 | 0.0200 | 0.0090 |             | 0.020813 | 10.8     | 10.8208   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_2         |               | Rise |  0.0200 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/A     | INV_X8        | Rise |  0.0200 | 0.0000 | 0.0090 |             |          | 11.8107  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/ZN    | INV_X8        | Fall |  0.0280 | 0.0080 | 0.0040 |             | 9.78548  | 5.70005  | 15.4855   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/A     | INV_X4        | Fall |  0.0310 | 0.0030 | 0.0050 |             |          | 5.70005  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/ZN    | INV_X4        | Rise |  0.0480 | 0.0170 | 0.0130 |             | 12.27    | 4.58396  | 16.854    |         | 3       | 55.7701  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L4_c_tid0_27/A     | CLKBUF_X3     | Rise |  0.0490 | 0.0010 | 0.0130 |             |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L4_c_tid0_27/Z     | CLKBUF_X3     | Rise |  0.0940 | 0.0450 | 0.0200 |             | 5.79276  | 14.4082  | 20.201    |         | 2       | 33.0357  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_gate_out_reg/CK    | CLKGATETST_X8 | Rise |  0.0960 | 0.0020 | 0.0200 |             |          | 7.95918  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_gate_out_reg/GCK   | CLKGATETST_X8 | Rise |  0.1380 | 0.0420 | 0.0220 |             | 30.5422  | 27.4061  | 57.9482   |         | 32      | 43.6161  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/out_reg[30]/CK         | DFF_X1        | Rise |  0.1440 | 0.0060 | 0.0220 |    -0.0030  |          | 0.949653 |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  3.0000 | 3.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.1440 | 3.1440 | 
|-------------------------------------------+---------+--------|
| library setup check                       | -0.0320 | 3.1120 | 
|-------------------------------------------+---------+--------|
| data required time                        |  3.1120 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data required time                        |  3.1120 |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         | -2.5670 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0020 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.5470 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> report_timing -min_delay
 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   | Cell    | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inputB[25]         |         | Rise |  0.2000 | 0.0000 | 0.0000 | 1.01233  | 0.894119 | 1.90645   |         | 1       | 60.6786  | c    |          | 
|-----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/inp[25]       |         | Rise |  0.2000 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/i_0_27/A2     | AND2_X1 | Rise |  0.2000 | 0.0000 | 0.0000 |          | 0.97463  |           |         |         |          |      |          | 
|-----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/i_0_27/ZN     | AND2_X1 | Rise |  0.2330 | 0.0330 | 0.0120 | 2.52088  | 1.06234  | 3.58323   |         | 1       | 60.6786  |      |          | 
|-----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[25]/D | DFF_X1  | Rise |  0.2330 | 0.0000 | 0.0120 |          | 1.14029  |           |         |         |          | F    |          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to regB/out_reg[25]/CK 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.260943 | 3.40189  | 3.66284   |         | 1       | 30.8571  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/A | BUF_X4        | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 3.40189  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c31/Z | BUF_X4        | Rise |  0.0210 | 0.0210 | 0.0100 |             | 0.020813 | 11.8107  | 11.8315   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_2         |               | Rise |  0.0210 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/A     | INV_X8        | Rise |  0.0210 | 0.0000 | 0.0100 |             |          | 11.8107  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L2_c_tid0_30/ZN    | INV_X8        | Fall |  0.0290 | 0.0080 | 0.0050 |             | 9.78548  | 6.25843  | 16.0439   |         | 1       | 30.8571  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/A     | INV_X4        | Fall |  0.0320 | 0.0030 | 0.0060 |             |          | 5.70005  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/CTS_L3_c_tid0_29/ZN    | INV_X4        | Rise |  0.0500 | 0.0180 | 0.0130 |             | 12.27    | 5.04556  | 17.3156   |         | 3       | 55.7701  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    outB/clk_CTS_0_PP_1         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_CTS_0_PP_0         |               | Rise |  0.0500 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/CK    | CLKGATETST_X1 | Rise |  0.0500 | 0.0000 | 0.0130 |             |          | 1.8122   |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/clk_gate_out_reg/GCK   | CLKGATETST_X1 | Rise |  0.1950 | 0.1450 | 0.1220 |             | 20.6366  | 30.3889  | 51.0255   |         | 32      | 52.1094  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regB/out_reg[25]/CK         | DFF_X1        | Rise |  0.2020 | 0.0070 | 0.1220 |    0.0030   |          | 0.949653 |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.2020 | 0.2020 | 
|-------------------------------------------+---------+--------|
| library hold check                        |  0.0230 | 0.2250 | 
|-------------------------------------------+---------+--------|
| data required time                        |  0.2250 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         |  0.2330 |        | 
|-------------------------------------------+---------+--------|
| data required time                        | -0.2250 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0000 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.0080 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> report_placement
Report 'placement': Placement Report
Generated on Fri Dec 23 14:08:45 2022
  
----------------------------------------------------------------------------
|    Placement Bounding Box Statistics [integrationMult] length units:     |
|                                 angstrom                                 |
|-----------+--------------+----------------+----------------+-------------|
| Pin Count | Average      | Number Of Nets | Total Length   | Deviation   | 
|-----------+--------------+----------------+----------------+-------------|
| All       | 90519.2793   | 3920           | 354835575.0000 | 184444.1824 | 
|-----------+--------------+----------------+----------------+-------------|
| 2         | 65605.2184   | 3205           | 210264725.0000 | 70549.0227  | 
|-----------+--------------+----------------+----------------+-------------|
| 3         | 65195.2751   | 418            | 27251625.0000  | 75287.5742  | 
|-----------+--------------+----------------+----------------+-------------|
| 4         | 92664.7436   | 195            | 18069625.0000  | 115895.8289 | 
|-----------+--------------+----------------+----------------+-------------|
| 5         | 153104.8077  | 26             | 3980725.0000   | 189134.1024 | 
|-----------+--------------+----------------+----------------+-------------|
| >=6       | 1253537.8289 | 76             | 95268875.0000  | 291061.8878 | 
----------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  34
Pin Count Statistics, Avg:  2.78571
Pin Count Statistics, Sum:  10920
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 2989    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 2983    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 181     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 6050.17 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 6050.17 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 127.148 | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 11592.8 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 52.18   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 49.89   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 77        | 43582      | 2847         | 136         | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 100 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  |== 1
15  |== 1
20  |== 1
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> report_power
warning TIMING24: No corner has dynamic or leakage power enabled.
info UI33: performed report_power for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> report_power
warning TIMING24: No corner has dynamic or leakage power enabled.
info UI33: performed report_power for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> source flow_scripts/4_export.tcl

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1843M, PVMEM - 2637M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 131 nets with insufficient antenna information.

Report 'report_ant': Report Antenna
Generated on Fri Dec 23 14:10:03 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1843M, PVMEM - 2637M)
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 131 nets with insufficient antenna information.


Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Fri Dec 23 14:10:03 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1843M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Fri Dec 23 14:10:03 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1843M, PVMEM - 2637M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 4155 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1843M, PVMEM - 2637M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1843M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Fri Dec 23 14:10:04 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 19    | 19     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1843M, PVMEM - 2637M)
NRF info: Number of DRC errors increased after filler cell insertion (19 > 0). Running DRC clean-up 

DRC cleaning progress:
Iteration  0 on  metal1 layer (    16 wins): 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Iteration  0 on  metal2 layer (     9 wins): 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Iteration  0 on  metal3 layer (    16 wins): 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Iteration  0 on  metal4 layer (     4 wins): 20% 50% 70% 100% 
Iteration  0 on  metal5 layer (     4 wins): 20% 50% 70% 100% 
Iteration  0 on  metal6 layer (     4 wins): 20% 50% 70% 100% 
Iteration  0 on  metal7 layer (     1 wins): 100% 
Iteration  0 on  metal8 layer (     1 wins): 100% 
Iteration  0 on  metal9 layer (     1 wins): 100% 
Iteration  0 on metal10 layer (     1 wins): 100% 
Iteration  1 on  metal1 layer (     4 wins): 20% 50% 70% 100% 

--------------------------------------------------------------------------------------------------------------------
|                                               DRC cleaning report                                                |
|---------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|               | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Removed vias  | 1     | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|---------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Removed wires | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|---------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Clipped wires | 18    | 18     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|---------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Modified nets | 7     | 7      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
--------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 1873M, PVMEM - 2637M)
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
---------------------------------
|  Start run_route_timing flow  |
|-----------------+-------------|
| Argument        | Value       | 
|-----------------+-------------|
| cpus            | 2           | 
|-----------------+-------------|
| messages        | default     | 
|-----------------+-------------|
| timing_mode     | si          | 
|-----------------+-------------|
| preserve_clocks | auto        | 
|-----------------+-------------|
| save_db_stages  |             | 
|-----------------+-------------|
| stop_after      | false       | 
|-----------------+-------------|
| start_from      | false       | 
|-----------------+-------------|
| resume          | false       | 
|-----------------+-------------|
| skip_stages     |             | 
|-----------------+-------------|
| run_stages      |             | 
|-----------------+-------------|
| mode            | repair      | 
|-----------------+-------------|
| trial           | false       | 
|-----------------+-------------|
| dump_qor_stages |             | 
|-----------------+-------------|
| user_params     | -drc_effort | 
---------------------------------

NRF info: Setting up run_route_timing flow ...

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 1873M, PVMEM - 2637M, PRSS - 461M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:10:04 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_dont_route_clocks     | Specifies to prohibit route_track from touching existing clock  | false      | true       | true     | N/A        |                                | true       | developer  | 
|                          | routing                                                         |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'repair' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'open'
RRT info: User event handler 'before open' completed successfully
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '6' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:10:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | 7         | 19   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

  
-------------------------------------------------------------
|        LVS open distance distribution (nanometers)        |
|--------+----------------+------+--------+--------+--------|
|        | Total: 8795.00 | 0.00 | 444.00 | 518.00 | 740.00 | 
|--------+----------------+------+--------+--------+--------|
| % open | 100            | 5.26 | 15.79  | 63.16  | 15.79  | 
|--------+----------------+------+--------+--------+--------|
| # open | 19             | 1    | 3      | 12     | 3      | 
-------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:10:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '6' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:10:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | 7         | 19   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

  
-------------------------------------------------------------
|        LVS open distance distribution (nanometers)        |
|--------+----------------+------+--------+--------+--------|
|        | Total: 8795.00 | 0.00 | 444.00 | 518.00 | 740.00 | 
|--------+----------------+------+--------+--------+--------|
| % open | 100            | 5.26 | 15.79  | 63.16  | 15.79  | 
|--------+----------------+------+--------+--------+--------|
| # open | 19             | 1    | 3      | 12     | 3      | 
-------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:10:04 2022)
Start Final Routing in simple DRC mode on 2 cpus

------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------

Check opens ...
Longest open in net 'inputA[7]' of length=7000
Total opens=19 (nets=7)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens'   ...
Result=end(begin): opens=0(19), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
Number of touched nets: 7
Number of changed nets: 7

info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:10:05 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:10:05 2022)
Start Final Routing in simple DRC mode on 2 cpus
  with 'number' acceptance 

------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:10:05 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
RRT info: Stage 'open' completed successfully
RRT info: User event handler 'after open' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT warning: User-specified value 'high' for option 'drc_effort' overrides previous ''
RRT warning: User-specified value 'number' for option 'drc_accept' overrides previous ''
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:10:05 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 
  with expensive effort

------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 461M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:10:06 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 462M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Incremental timing update of 7 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 14:10:08 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 35324 | 12914 | 20639 | 1763 | 8    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 28    | 22    | 6     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.08  | 0.17  | 0.03  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                      |
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Number of vias  (thousand) | 35.35  | 12.91 | 20.67 | 1.76  | 0.01  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 36.53 | 58.46 | 4.99  | 0.02  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Single vias (%)            | 12.60  | 10.25 | 14.91 | 2.72  | 25.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Double vias (%)            | 87.40  | 89.75 | 85.09 | 97.28 | 75.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 1 sec (CPU time: 2 sec; MEM: RSS - 471M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 465M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT warning: User-specified value 'high' for option 'drc_effort' overrides previous ''
RRT warning: User-specified value 'number' for option 'drc_accept' overrides previous ''
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous 'number'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:10:08 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 
  with expensive effort

------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.9G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 465M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:10:09 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 465M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Fri Dec 23 14:10:09 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/integrationMult.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
info UI36: Writing DEF file 'output/integrationMult.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 1843M, PVMEM - 2637M)
Annotate antenna information on 131 pins from 131 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/export.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
NRF info: Reports started Fri Dec 23 14:10:10 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:10:10 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 472                                                          | 
| CPU time (minutes)       | 13.73                                                        | 
| Elapsed time (minutes)   | 20.07                                                        | 
| Load Averages            | 0.21 0.85 0.81                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 4753                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Fri Dec 23 14:10:10 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:10:10 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:10:10 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 125       125             | 
| 2.5000 - 4.9990 71        196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:10:10 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 196       196             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:10:10 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:10:10 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Fri Dec 23 14:10:10 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Fri Dec 23 14:10:10 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Reports completed Fri Dec 23 14:10:11 EET 2022
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 8 sec (CPU time: 9 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> source ../save_design.sh
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/db/final.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 1843M, PVMEM - 2637M)
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1843M, PVMEM - 2637M)
info UI33: performed source of ../save_design.sh for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> zoom_to -target area -xl_area -48263a -yb_area 165745a -xr_area 916480a -yt_area 1138249a
Nitro-SoC> zoom_to -target area -xl_area -43021a -yb_area 342193a -xr_area 728772a -yt_area 1120196a
Nitro-SoC> zoom_to -target area -xl_area -38828a -yb_area 483351a -xr_area 578605a -yt_area 1105753a
Nitro-SoC> zoom_to -target area -xl_area -35473a -yb_area 596278a -xr_area 458472a -yt_area 1094199a
Nitro-SoC> zoom_to -target area -xl_area -32789a -yb_area 686619a -xr_area 362365a -yt_area 1084955a
Nitro-SoC> zoom_to -target area -xl_area -30642a -yb_area 758892a -xr_area 285480a -yt_area 1077560a
Nitro-SoC> zoom_to -target area -xl_area -28924a -yb_area 816710a -xr_area 223972a -yt_area 1071644a
Nitro-SoC> zoom_to -target area -xl_area -25980a -yb_area 915827a -xr_area 118530a -yt_area 1061503a
Nitro-SoC> zoom_to -target area -xl_area -24671a -yb_area 959878a -xr_area 71667a -yt_area 1056995a
Nitro-SoC> zoom_to -target area -xl_area -23550a -yb_area 997636a -xr_area 31499a -yt_area 1053131a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1000869a -xr_area 31445a -yt_area 1056364a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1029115a -xr_area 31445a -yt_area 1084610a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1066777a -xr_area 31445a -yt_area 1122272a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1095022a -xr_area 31445a -yt_area 1150517a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1099786a -xr_area 31445a -yt_area 1155281a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1104438a -xr_area 31445a -yt_area 1159933a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1109201a -xr_area 31445a -yt_area 1164696a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1113853a -xr_area 31445a -yt_area 1169348a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1118616a -xr_area 31445a -yt_area 1174111a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1123268a -xr_area 31445a -yt_area 1178763a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1128031a -xr_area 31445a -yt_area 1183526a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1132684a -xr_area 31445a -yt_area 1188179a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1128032a -xr_area 31445a -yt_area 1183527a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1118617a -xr_area 31445a -yt_area 1174112a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1113854a -xr_area 31445a -yt_area 1169349a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1109202a -xr_area 31445a -yt_area 1164697a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1109202a -xr_area 31445a -yt_area 1164697a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1104439a -xr_area 31445a -yt_area 1159934a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1099787a -xr_area 31445a -yt_area 1155282a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1095023a -xr_area 31445a -yt_area 1150518a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1090371a -xr_area 31445a -yt_area 1145866a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1085608a -xr_area 31445a -yt_area 1141103a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1071541a -xr_area 31445a -yt_area 1127036a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1062125a -xr_area 31445a -yt_area 1117620a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1057362a -xr_area 31445a -yt_area 1112857a
Nitro-SoC> zoom_to -target area -xl_area -23604a -yb_area 1052710a -xr_area 31445a -yt_area 1108205a
Nitro-SoC> zoom_to -target area -xl_area -20171a -yb_area 1052820a -xr_area 34878a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area -7322a -yb_area 1052820a -xr_area 47727a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 30007a -yb_area 1052820a -xr_area 85056a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 42967a -yb_area 1052820a -xr_area 98016a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 52936a -yb_area 1052820a -xr_area 107985a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 55816a -yb_area 1052820a -xr_area 110865a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 57256a -yb_area 1052820a -xr_area 112305a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 55817a -yb_area 1052820a -xr_area 110866a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 52937a -yb_area 1052820a -xr_area 107986a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 47177a -yb_area 1052820a -xr_area 102226a -yt_area 1108315a
Nitro-SoC> zoom_to -target area -xl_area 45737a -yb_area 1052820a -xr_area 100786a -yt_area 1108315a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1800a -yb_area 1800a -xr_area 3200a -yt_area 1104200a -filter "@net_name == VDD && @length == 1102400.0000 && @width == 1400.0000 && @layer == metal6 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 5300a -yb_area 4600a -xr_area 6700a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 5300a -yb_area 4600a -xr_area 6700a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 5300a -yb_area 4600a -xr_area 6700a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 10900a -yb_area 4600a -xr_area 12300a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> zoom_to -target area -xl_area 55221a -yb_area 1043086a -xr_area 124031a -yt_area 1112454a
Nitro-SoC> zoom_to -target area -xl_area 86837a -yb_area 1010640a -xr_area 201520a -yt_area 1126253a
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 192650a -yb_area 1104950a -xr_area 195550a -yt_area 1105650a -filter {@net_name == out[23] && @top_layer == metal2}] -keep false
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 201300a -yb_area 4600a -xr_area 202700a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type cell -xl_area 131600a -yb_area 1074000a -xr_area 192400a -yt_area 1088000a -filter "@name == FILL_c4185 && @xorigin == 131600 && @yorigin == 1074000"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 164900a -yb_area 1087300a -xr_area 166300a -yt_area 1088700a -filter "@net_name == VDD && @top_layer == metal5"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 12400a -yb_area 1027800a -xr_area 13100a -yt_area 1032850a -filter "@width == 700 && @height == 5050 && @layer == metal1 && @orientation == vertical"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 16500a -yb_area 4600a -xr_area 17900a -yt_area 1101400a -filter "@net_name == VSS && @length == 1096800.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 28500a -yb_area 1071000a -xr_area 28500a -yt_area 1099002a -filter "@net_name == reset && @length == 28002.0000 && @width == 0.0000 && @layer == metal2 && @orientation == vertical && @route_type == global_route"] -keep false
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 17050a -yb_area 1096750a -xr_area 20050a -yt_area 1097450a -filter "@net_name == en && @top_layer == metal3"] -keep true
Nitro-SoC> clear_selection
Nitro-SoC> check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info DP158: Found 4155 filler cells in partition integrationMult and they will be treated as fixed. You might want to remove them before doing detail placement.
info Found 2847 movable and 4291 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 154   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 479M, CVMEM - 1844M, PVMEM - 2637M)
