/* Generated by cluster on Tue Oct 22 13:59:57 2019 */
LIBRARY
 TEMPLATE ic_port_cap_template_1_2
  VARIABLES TOTAL_OUTPUT_NET_CAPACITANCE
  INDEX_1 (0.000 1.000e-10)
 ENDTEMPLATE

 TEMPLATE ic_port_slew_template_2_2
  VARIABLES INPUT_NET_TRANSITION TOTAL_OUTPUT_NET_CAPACITANCE
  INDEX_1 (0.000 100.000)
  INDEX_2 (0.000 1.000e-10)
 ENDTEMPLATE

 MODEL cl2_27 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) ( 9.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 4.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 4.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 4.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_16 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) ( 9.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 4.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 4.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 4.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 ( 4.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_72 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (11.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 5.6 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 ( 5.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 5.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_195 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (11.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 5.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 5.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 5.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 5.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 ( 5.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_218 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (12.8 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 6.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 ( 6.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 6.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_219 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (12.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 6.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 6.4 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 ( 6.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 6.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_168 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (12.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 6.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 ( 6.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 6.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 6.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 ( 6.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_29 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (14.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 7.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 7.2 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 ( 7.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 7.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_169 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (14.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 7.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 7.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 7.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 7.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 ( 7.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_76 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (16 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_68 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (17.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 ( 8.8 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 ( 8.8 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 ( 8.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 8.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_205 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (17.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 8.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 8.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 8.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 ( 8.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 ( 8.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_213 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (17.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 8.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 ( 8.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 8.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 ( 8.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 ( 8.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 ( 8.8 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 ( 8.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_83 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (19.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 ( 9.6 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 ( 9.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 ( 9.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_147 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (20.8 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (10.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (10.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (10.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (10.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (10.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_201 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (20.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (10.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (10.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (10.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (10.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (10.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (10.4 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (10.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_252 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (22.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (11.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (11.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (11.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (11.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (11.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_119 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (22.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (11.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (11.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (11.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (11.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (11.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (11.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_232 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (25.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (12.8 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (12.8 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (12.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (12.8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (12.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (12.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_160 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (30.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (15.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (15.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (15.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (15.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (15.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_105 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (33.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (16.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (16.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (16.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (16.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (16.8 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (16.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (16.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (16.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (16.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (16.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (16.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (16.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_144 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (35.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (17.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (17.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (17.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (17.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (17.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (17.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (17.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (17.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (17.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (17.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (17.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_152 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (35.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (17.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (17.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (17.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (17.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (17.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (17.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (17.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (17.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (17.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (17.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (17.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (17.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_59 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (36.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (18.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (18.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (18.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (18.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (18.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (18.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (18.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_102 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (36.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (18.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (18.4 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (18.4 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (18.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (18.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (18.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (18.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (18.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_15 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (38.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (19.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (19.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (19.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (19.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (19.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_20 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (38.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (19.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (19.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (19.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (19.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (19.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (19.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (19.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (19.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_227 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (41.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (20.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (20.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (20.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (20.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (20.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_87 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (43.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (21.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (21.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (21.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (21.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (21.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (21.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (21.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (21.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (21.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_182 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (43.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (21.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (21.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (21.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (21.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (21.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (21.6 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (21.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (21.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (21.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (21.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (21.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_70 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (44.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (22.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (22.4 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (22.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (22.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (22.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (22.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (22.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (22.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (22.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_31 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (46.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (23.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (23.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (23.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (23.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (23.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (23.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (23.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (23.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (23.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (23.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (23.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (23.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (23.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (23.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_2 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (48 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (24 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (24 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_103 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (48 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (24 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (24 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (24 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (24 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_57 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_82 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (24.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_23 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (24.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (24.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_47 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (24.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (24.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (24.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (24.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_26 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (24.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (24.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (24.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (24.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (24.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_116 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (49.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (24.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (24.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (24.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (24.8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (24.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (24.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (24.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (24.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (24.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (24.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (24.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (24.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (24.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (24.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (24.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_13 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_69 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_196 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_30 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (25.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_137 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (25.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (25.6 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (25.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_61 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (25.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (25.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (25.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (25.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (25.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_11 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (51.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (25.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (25.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (25.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (25.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (25.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (25.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (25.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (25.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (25.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (25.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (25.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (25.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (25.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (25.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_33 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (52.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (26.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (26.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (26.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (26.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (26.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (26.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (26.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_8 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (52.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (26.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (26.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (26.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (26.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (26.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (26.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (26.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (26.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_146 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (52.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (26.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (26.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (26.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (26.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (26.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (26.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (26.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (26.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (26.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (26.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_251 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (52.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (26.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (26.4 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (26.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (26.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (26.4 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (26.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (26.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (26.4 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (26.4 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (26.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (26.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_127 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (52.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (26.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (26.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (26.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (26.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (26.4 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (26.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (26.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (26.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (26.4 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (26.4 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (26.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (26.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (26.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (26.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (26.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_38 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (54.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (27.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (27.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (27.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (27.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (27.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (27.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (27.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (27.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_22 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (54.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (27.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (27.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (27.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (27.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (27.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (27.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (27.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (27.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (27.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_64 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (54.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (27.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (27.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (27.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (27.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (27.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (27.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (27.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (27.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (27.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (27.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_200 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (54.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (27.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (27.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (27.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (27.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (27.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (27.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (27.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (27.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (27.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (27.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (27.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (27.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_74 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (56 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (28 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (28 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (28 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (28 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (28 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (28 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (28 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (28 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (28 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_79 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (56 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (28 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (28 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (28 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (28 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (28 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (28 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (28 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (28 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (28 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (28 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_181 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (59.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (29.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (29.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (29.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (29.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (29.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (29.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (29.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (29.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_107 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (59.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (29.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (29.6 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (29.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (29.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (29.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (29.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (29.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (29.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (29.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_242 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (59.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (29.6 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (29.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (29.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (29.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (29.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (29.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (29.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (29.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (29.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (29.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_171 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (59.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (29.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (29.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (29.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (29.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (29.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (29.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (29.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (29.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (29.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (29.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (29.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (29.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (29.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (29.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (29.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_42 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (60.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (30.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (30.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (30.4 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (30.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (30.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (30.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (30.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (30.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (30.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (30.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (30.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (30.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (30.4 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (30.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_162 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (62.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (31.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (31.2 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (31.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (31.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (31.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (31.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (31.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (31.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (31.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_41 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (62.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (31.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (31.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (31.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (31.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (31.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (31.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (31.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (31.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (31.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (31.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (31.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_211 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (62.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (31.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (31.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (31.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (31.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (31.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (31.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (31.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (31.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (31.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (31.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (31.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (31.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (31.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_241 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (67.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (33.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (33.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (33.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (33.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (33.6 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (33.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (33.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (33.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (33.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (33.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (33.6 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (33.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_63 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (68.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (34.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (34.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (34.4 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (34.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (34.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (34.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (34.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (34.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (34.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (34.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (34.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (34.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (34.4 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (34.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (34.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (34.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_180 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (70.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (35.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (35.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (35.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (35.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (35.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (35.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (35.2 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (35.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (35.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (35.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (35.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_140 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (70.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (35.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (35.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (35.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (35.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (35.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (35.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (35.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (35.2 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (35.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (35.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (35.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (35.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (35.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (35.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_138 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (72 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (36 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (36 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (36 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (36 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (36 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (36 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (36 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (36 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (36 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (36 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_4 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (72 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (36 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (36 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (36 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (36 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (36 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (36 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (36 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (36 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (36 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (36 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (36 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (36 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (36 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_36 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (72 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (36 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (36 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (36 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (36 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (36 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (36 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (36 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (36 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (36 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (36 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (36 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (36 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (36 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (36 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (36 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_143 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (73.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (36.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (36.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (36.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (36.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (36.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (36.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (36.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (36.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (36.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (36.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (36.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (36.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (36.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (36.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (36.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (36.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (36.8 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (36.8 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (36.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (36.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (36.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (36.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_231 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (75.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (37.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (37.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (37.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (37.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (37.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (37.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (37.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (37.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (37.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (37.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (37.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_67 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (78.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (39.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (39.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (39.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (39.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (39.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (39.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (39.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (39.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (39.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (39.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (39.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (39.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (39.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (39.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (39.2 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (39.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_177 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (81.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (40.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (40.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (40.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (40.8 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (40.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (40.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (40.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (40.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (40.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_208 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (81.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (40.8 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (40.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (40.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (40.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (40.8 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (40.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (40.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (40.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (40.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (40.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (40.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (40.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (40.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (40.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (40.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_214 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (83.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (41.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (41.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (41.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (41.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (41.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (41.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (41.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (41.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (41.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (41.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_165 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (83.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (41.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (41.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (41.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (41.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (41.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (41.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (41.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (41.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (41.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (41.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (41.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (41.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (41.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (41.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (41.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_5 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (83.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (41.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (41.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (41.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (41.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (41.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (41.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (41.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (41.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (41.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (41.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (41.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (41.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (41.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (41.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (41.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (41.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_123 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (83.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (41.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (41.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (41.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (41.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (41.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (41.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (41.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (41.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (41.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (41.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (41.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (41.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (41.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (41.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (41.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (41.6 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (41.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_3 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (84.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (42.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (42.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (42.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (42.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (42.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (42.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (42.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (42.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (42.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (42.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (42.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (42.4 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (42.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (42.4 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (42.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_228 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (86.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (43.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (43.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (43.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (43.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (43.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (43.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (43.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (43.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (43.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (43.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (43.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (43.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (43.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (43.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (43.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (43.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (43.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_45 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (88 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (44 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (44 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (44 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (44 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (44 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (44 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (44 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (44 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (44 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (44 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (44 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (44 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (44 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (44 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (44 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (44 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (44 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (44 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_122 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (88 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (44 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (44 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (44 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (44 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (44 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (44 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (44 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (44 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (44 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (44 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (44 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (44 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (44 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (44 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (44 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (44 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (44 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (44 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (44 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (44 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (44 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_28 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (89.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (44.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (44.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (44.8 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (44.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (44.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (44.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (44.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (44.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (44.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (44.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (44.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (44.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_192 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (94.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (47.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (47.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (47.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (47.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (47.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (47.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (47.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (47.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (47.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (47.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (47.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_233 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (94.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (47.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (47.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (47.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (47.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (47.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (47.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (47.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (47.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (47.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (47.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (47.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (47.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (47.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_216 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (94.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (47.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (47.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (47.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (47.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (47.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (47.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (47.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (47.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (47.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (47.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (47.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (47.2 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (47.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (47.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (47.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (47.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (47.2 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (47.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_243 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (94.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (47.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (47.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (47.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (47.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (47.2 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (47.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (47.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (47.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (47.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (47.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (47.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (47.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (47.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (47.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (47.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (47.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (47.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (47.2 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (47.2 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (47.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_89 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (96 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (48 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (48 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (48 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (48 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (48 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (48 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (48 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (48 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (48 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (48 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (48 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (48 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (48 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (48 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (48 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (48 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (48 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (48 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (48 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_94 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (97.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (48.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (48.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (48.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (48.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (48.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (48.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (48.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (48.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (48.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (48.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (48.8 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (48.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_150 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (97.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (48.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (48.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (48.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (48.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (48.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (48.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (48.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (48.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (48.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (48.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (48.8 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (48.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (48.8 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (48.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (48.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_210 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (99.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (49.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (49.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (49.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (49.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (49.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (49.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (49.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (49.6 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (49.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (49.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (49.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (49.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (49.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (49.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (49.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_55 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (99.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (49.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (49.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (49.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (49.6 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (49.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (49.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (49.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (49.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (49.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (49.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (49.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (49.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (49.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (49.6 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (49.6 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (49.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (49.6 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (49.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (49.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (49.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (49.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_7 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (102.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (51.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (51.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (51.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (51.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (51.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (51.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (51.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (51.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (51.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (51.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (51.2 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (51.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (51.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (51.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (51.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (51.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (51.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (51.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (51.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (51.2 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (51.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (51.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_40 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (104 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (52 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (52 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (52 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (52 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (52 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (52 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (52 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (52 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (52 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (52 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (52 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (52 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (52 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (52 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (52 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (52 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (52 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (52 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (52 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (52 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (52 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (52 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (52 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (52 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (52 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (52 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_179 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (105.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (52.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (52.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (52.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (52.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (52.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (52.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (52.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (52.8 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (52.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (52.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (52.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (52.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (52.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (52.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (52.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (52.8 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (52.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (52.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (52.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (52.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (52.8 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (52.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (52.8 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (52.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (52.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (52.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_238 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (108.8 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (54.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (54.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (54.4 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (54.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (54.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (54.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (54.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (54.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (54.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (54.4 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (54.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (54.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (54.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (54.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (54.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (54.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (54.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (54.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (54.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (54.4 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (54.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (54.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_153 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (115.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (57.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (57.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (57.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (57.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (57.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (57.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (57.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (57.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (57.6 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (57.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (57.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (57.6 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (57.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_35 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (116.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (58.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (58.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (58.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (58.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (58.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (58.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (58.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (58.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (58.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (58.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (58.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (58.4 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (58.4 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (58.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_142 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (118.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (59.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (59.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (59.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (59.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (59.2 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (59.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (59.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (59.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (59.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (59.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (59.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (59.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (59.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (59.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (59.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (59.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (59.2 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (59.2 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (59.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (59.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (59.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (59.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (59.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (59.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (59.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (59.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (59.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (59.2 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (59.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (59.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (59.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_53 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (120 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (60 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (60 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (60 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (60 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (60 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (60 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (60 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (60 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (60 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (60 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (60 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (60 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (60 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (60 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (60 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (60 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (60 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (60 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (60 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (60 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_185 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (123.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (61.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (61.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (61.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (61.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (61.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (61.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (61.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (61.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (61.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (61.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (61.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (61.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (61.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (61.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (61.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (61.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (61.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (61.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (61.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (61.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (61.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_114 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (124.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (62.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (62.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (62.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (62.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (62.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (62.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (62.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (62.4 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (62.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (62.4 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (62.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_101 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (128 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (64 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (64 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (64 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (64 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (64 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (64 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (64 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (64 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (64 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (64 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (64 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (64 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (64 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (64 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (64 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (64 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (64 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (64 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (64 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (64 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (64 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (64 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (64 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_156 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (129.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (64.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (64.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (64.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (64.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (64.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (64.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (64.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (64.8 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (64.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (64.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (64.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (64.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (64.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (64.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (64.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (64.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (64.8 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (64.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (64.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (64.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (64.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (64.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (64.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (64.8 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (64.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (64.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (64.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_111 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (136 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (68 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (68 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (68 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (68 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (68 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (68 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (68 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (68 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (68 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (68 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (68 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (68 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (68 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (68 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (68 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (68 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (68 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (68 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (68 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (68 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (68 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (68 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (68 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (68 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (68 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_125 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (137.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (68.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (68.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (68.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (68.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (68.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (68.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (68.8 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (68.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (68.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (68.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (68.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (68.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (68.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (68.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (68.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (68.8 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (68.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (68.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (68.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_189 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (137.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (68.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (68.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (68.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (68.8 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (68.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (68.8 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (68.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (68.8 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (68.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (68.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (68.8 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (68.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (68.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (68.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (68.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (68.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (68.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (68.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (68.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (68.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (68.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_37 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (137.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (68.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (68.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (68.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (68.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (68.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (68.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (68.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (68.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (68.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (68.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (68.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (68.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (68.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (68.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (68.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (68.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (68.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (68.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (68.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (68.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (68.8 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (68.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (68.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (68.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_159 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (139.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (69.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (69.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (69.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (69.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (69.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (69.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (69.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (69.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (69.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (69.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (69.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (69.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (69.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_145 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (139.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (69.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (69.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (69.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (69.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (69.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (69.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (69.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (69.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (69.6 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (69.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (69.6 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (69.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (69.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (69.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (69.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_18 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (140.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (70.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (70.4 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (70.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (70.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (70.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (70.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (70.4 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (70.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (70.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (70.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (70.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (70.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (70.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (70.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (70.4 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (70.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (70.4 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (70.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (70.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (70.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_236 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (144 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (72 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (72 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (72 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (72 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (72 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (72 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (72 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (72 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (72 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (72 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (72 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (72 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (72 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (72 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (72 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (72 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (72 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (72 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (72 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_139 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (144 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (72 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (72 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (72 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (72 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (72 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (72 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (72 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (72 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (72 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (72 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (72 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (72 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (72 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (72 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (72 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (72 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (72 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (72 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (72 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (72 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (72 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (72 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (72 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (72 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (72 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (72 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (72 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (72 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (72 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_73 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (145.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (72.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (72.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (72.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (72.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (72.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (72.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (72.8 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (72.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (72.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (72.8 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (72.8 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (72.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (72.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (72.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (72.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (72.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (72.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_124 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (145.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (72.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (72.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (72.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (72.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (72.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (72.8 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (72.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (72.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (72.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (72.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (72.8 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (72.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (72.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (72.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (72.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (72.8 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (72.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (72.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (72.8 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (72.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (72.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (72.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (72.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (72.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (72.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (72.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (72.8 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (72.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (72.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (72.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (72.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_9 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (147.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (73.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (73.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (73.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (73.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (73.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (73.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (73.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (73.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (73.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (73.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (73.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (73.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (73.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_221 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (147.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (73.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (73.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (73.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (73.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (73.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (73.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (73.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (73.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (73.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (73.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (73.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (73.6 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (73.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (73.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (73.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (73.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (73.6 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (73.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_90 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (150.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (75.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (75.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (75.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (75.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (75.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (75.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (75.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (75.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (75.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (75.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (75.2 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (75.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (75.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (75.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (75.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (75.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (75.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (75.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (75.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (75.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (75.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (75.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (75.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (75.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (75.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (75.2 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (75.2 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (75.2 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (75.2 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (75.2 10) 
       LAYER 0
    PIN P0031 B
     PORT 31 (75.2 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (75.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_1 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (152 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (76 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (76 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (76 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (76 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (76 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (76 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (76 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (76 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (76 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (76 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (76 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (76 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (76 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (76 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (76 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (76 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (76 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (76 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_202 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (152 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (76 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (76 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (76 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (76 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (76 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (76 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (76 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (76 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (76 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (76 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (76 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (76 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (76 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (76 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (76 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (76 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (76 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (76 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (76 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (76 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (76 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (76 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (76 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_136 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (153.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (76.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (76.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (76.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (76.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (76.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (76.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (76.8 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (76.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (76.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (76.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (76.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (76.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_109 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (153.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (76.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (76.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (76.8 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (76.8 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (76.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (76.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (76.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (76.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (76.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (76.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (76.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (76.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (76.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (76.8 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (76.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (76.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (76.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (76.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (76.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (76.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (76.8 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (76.8 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (76.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_187 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (153.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (76.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (76.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (76.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (76.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (76.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (76.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (76.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (76.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (76.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (76.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (76.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (76.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (76.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (76.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (76.8 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (76.8 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (76.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (76.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (76.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (76.8 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (76.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (76.8 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (76.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (76.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (76.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (76.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (76.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_220 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (153.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (76.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (76.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (76.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (76.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (76.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (76.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (76.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (76.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (76.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (76.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (76.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (76.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (76.8 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (76.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (76.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (76.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (76.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (76.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (76.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (76.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (76.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (76.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (76.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (76.8 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (76.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (76.8 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (76.8 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (76.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (76.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (76.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (76.8 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (76.8 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (76.8 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (76.8 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (76.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_190 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (156.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (78.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (78.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (78.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (78.4 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (78.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (78.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (78.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (78.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (78.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (78.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (78.4 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (78.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (78.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_91 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (156.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (78.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (78.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (78.4 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (78.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (78.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (78.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (78.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (78.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (78.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (78.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (78.4 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (78.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (78.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (78.4 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (78.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (78.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (78.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (78.4 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (78.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (78.4 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (78.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (78.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (78.4 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (78.4 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (78.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (78.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (78.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (78.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_100 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (158.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (79.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (79.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (79.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (79.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (79.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (79.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (79.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (79.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (79.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (79.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (79.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (79.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (79.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (79.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (79.2 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (79.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_134 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (161.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (80.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (80.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (80.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (80.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (80.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (80.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (80.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (80.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (80.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (80.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (80.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (80.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (80.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (80.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (80.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (80.8 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (80.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_110 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (163.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (81.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (81.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (81.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (81.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (81.6 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (81.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (81.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (81.6 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (81.6 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (81.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (81.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (81.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (81.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (81.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (81.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (81.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (81.6 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (81.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_161 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (163.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (81.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (81.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (81.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (81.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (81.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (81.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (81.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (81.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (81.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (81.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (81.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (81.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (81.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (81.6 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (81.6 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (81.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (81.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (81.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (81.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (81.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (81.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (81.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (81.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (81.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (81.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (81.6 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (81.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (81.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_34 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (164.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (82.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (82.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (82.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (82.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (82.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (82.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (82.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (82.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (82.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (82.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (82.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (82.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (82.4 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (82.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (82.4 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (82.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (82.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (82.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_12 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (164.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (82.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (82.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (82.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (82.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (82.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (82.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (82.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (82.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (82.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (82.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (82.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (82.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (82.4 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (82.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (82.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (82.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (82.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (82.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (82.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_226 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (164.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (82.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (82.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (82.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (82.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (82.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (82.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (82.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (82.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (82.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (82.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (82.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (82.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (82.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (82.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (82.4 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (82.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (82.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (82.4 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (82.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (82.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (82.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (82.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (82.4 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (82.4 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (82.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (82.4 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (82.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (82.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (82.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_131 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (166.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (83.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (83.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (83.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (83.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (83.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (83.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (83.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (83.2 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (83.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (83.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (83.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (83.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (83.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (83.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (83.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (83.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (83.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (83.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (83.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (83.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (83.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (83.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (83.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (83.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_170 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (171.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (85.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (85.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (85.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (85.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (85.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (85.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (85.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (85.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (85.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (85.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (85.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (85.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (85.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (85.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (85.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (85.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_215 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (171.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (85.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (85.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (85.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (85.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (85.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (85.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (85.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (85.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (85.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (85.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (85.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (85.6 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (85.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (85.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (85.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (85.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (85.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_88 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (172.8 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (86.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (86.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (86.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (86.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (86.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (86.4 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (86.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (86.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (86.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (86.4 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (86.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (86.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (86.4 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (86.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (86.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (86.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (86.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (86.4 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (86.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (86.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (86.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (86.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (86.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (86.4 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (86.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (86.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (86.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (86.4 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (86.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_126 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (172.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (86.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (86.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (86.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (86.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (86.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (86.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (86.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (86.4 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (86.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (86.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (86.4 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (86.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (86.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (86.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (86.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (86.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (86.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (86.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (86.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (86.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (86.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (86.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (86.4 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (86.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (86.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (86.4 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (86.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (86.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (86.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (86.4 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (86.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_96 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (174.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (87.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (87.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (87.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (87.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (87.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (87.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (87.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (87.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (87.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (87.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (87.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (87.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (87.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (87.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (87.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (87.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (87.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_217 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (174.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (87.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (87.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (87.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (87.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (87.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (87.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (87.2 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (87.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (87.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (87.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (87.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (87.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (87.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (87.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (87.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (87.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (87.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (87.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (87.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (87.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (87.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (87.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (87.2 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (87.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (87.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (87.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (87.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (87.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (87.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (87.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (87.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_118 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (174.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (87.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (87.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (87.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (87.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (87.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (87.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (87.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (87.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (87.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (87.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (87.2 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (87.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (87.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (87.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (87.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (87.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (87.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (87.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (87.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (87.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (87.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (87.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (87.2 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (87.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (87.2 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (87.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (87.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (87.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (87.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (87.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (87.2 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (87.2 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (87.2 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (87.2 10) 
       LAYER 0
    PIN P0035 B
     PORT 35 (87.2 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (87.2 10) 
       LAYER 0
    PIN P0037 B
     PORT 37 (87.2 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (87.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (87.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (87.2 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (87.2 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (87.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_188 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (176 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (88 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (88 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (88 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (88 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (88 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (88 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (88 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (88 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (88 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (88 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (88 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (88 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (88 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (88 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (88 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (88 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (88 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (88 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (88 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (88 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (88 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (88 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (88 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (88 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (88 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (88 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (88 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_113 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (176 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (88 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (88 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (88 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (88 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (88 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (88 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (88 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (88 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (88 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (88 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (88 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (88 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (88 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (88 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (88 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (88 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (88 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (88 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (88 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (88 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (88 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (88 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (88 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (88 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (88 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (88 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (88 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (88 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_164 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (177.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (88.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (88.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (88.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (88.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (88.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (88.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (88.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (88.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (88.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (88.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (88.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (88.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (88.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (88.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (88.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (88.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (88.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (88.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (88.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (88.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_65 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (177.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (88.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (88.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (88.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (88.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (88.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (88.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (88.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (88.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (88.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (88.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (88.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (88.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (88.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (88.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (88.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (88.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (88.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (88.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (88.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (88.8 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (88.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (88.8 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (88.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (88.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_198 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (179.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (89.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (89.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (89.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (89.6 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (89.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (89.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (89.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (89.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (89.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (89.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (89.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (89.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (89.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (89.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (89.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (89.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (89.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (89.6 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (89.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (89.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (89.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (89.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (89.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (89.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (89.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_172 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (179.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (89.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (89.6 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (89.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (89.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (89.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (89.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (89.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (89.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (89.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (89.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (89.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (89.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (89.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (89.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (89.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (89.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (89.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (89.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (89.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (89.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (89.6 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (89.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (89.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (89.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (89.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (89.6 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (89.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (89.6 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (89.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (89.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (89.6 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (89.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (89.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (89.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (89.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (89.6 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (89.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (89.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_224 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (180.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (90.4 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (90.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (90.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (90.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (90.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (90.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (90.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (90.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (90.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (90.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (90.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (90.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (90.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (90.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (90.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (90.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (90.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (90.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (90.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (90.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (90.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (90.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_86 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (182.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (91.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (91.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (91.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (91.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (91.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (91.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (91.2 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (91.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (91.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (91.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (91.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (91.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (91.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (91.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (91.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (91.2 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (91.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_191 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (182.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (91.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (91.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (91.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (91.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (91.2 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (91.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (91.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (91.2 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (91.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (91.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (91.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (91.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (91.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (91.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (91.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (91.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (91.2 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (91.2 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (91.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (91.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (91.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (91.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (91.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (91.2 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (91.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (91.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (91.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (91.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (91.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (91.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (91.2 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (91.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_234 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (182.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (91.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (91.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (91.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (91.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (91.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (91.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (91.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (91.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (91.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (91.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (91.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (91.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (91.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (91.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (91.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (91.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (91.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (91.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (91.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (91.2 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (91.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (91.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (91.2 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (91.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (91.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (91.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (91.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (91.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (91.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (91.2 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (91.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (91.2 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (91.2 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (91.2 10) 
       LAYER 0
    PIN P0035 O
     PORT 35 (91.2 10) 
       LAYER 0
    PIN P0036 B
     PORT 36 (91.2 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (91.2 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (91.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (91.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (91.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_249 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (184 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (92 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (92 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (92 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (92 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (92 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (92 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (92 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (92 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (92 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (92 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (92 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (92 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (92 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (92 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (92 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (92 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (92 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (92 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (92 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (92 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (92 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (92 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (92 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (92 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (92 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (92 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (92 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (92 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (92 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_245 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (184 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (92 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (92 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (92 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (92 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (92 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (92 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (92 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (92 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (92 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (92 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (92 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (92 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (92 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (92 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (92 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (92 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (92 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (92 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (92 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (92 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (92 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (92 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (92 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (92 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (92 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (92 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (92 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (92 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (92 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (92 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_197 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (184 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (92 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (92 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (92 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (92 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (92 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (92 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (92 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (92 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (92 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (92 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (92 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (92 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (92 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (92 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (92 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (92 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (92 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (92 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (92 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (92 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (92 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (92 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (92 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (92 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (92 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (92 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (92 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (92 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (92 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (92 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (92 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (92 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (92 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (92 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_97 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (185.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (92.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (92.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (92.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (92.8 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (92.8 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (92.8 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (92.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (92.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (92.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (92.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (92.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (92.8 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (92.8 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (92.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (92.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (92.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (92.8 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (92.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (92.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (92.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_239 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (187.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (93.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (93.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (93.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (93.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (93.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (93.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (93.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (93.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (93.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (93.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (93.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (93.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (93.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (93.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (93.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (93.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (93.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (93.6 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (93.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (93.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_203 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (187.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (93.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (93.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (93.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (93.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (93.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (93.6 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (93.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (93.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (93.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (93.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (93.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (93.6 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (93.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (93.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (93.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (93.6 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (93.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (93.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (93.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (93.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (93.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (93.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (93.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (93.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_98 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (187.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (93.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (93.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (93.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (93.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (93.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (93.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (93.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (93.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (93.6 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (93.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (93.6 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (93.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (93.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (93.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (93.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (93.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (93.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (93.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (93.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (93.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (93.6 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (93.6 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (93.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (93.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (93.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (93.6 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (93.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (93.6 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (93.6 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (93.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (93.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_85 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (188.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (94.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (94.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (94.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (94.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (94.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (94.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (94.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (94.4 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (94.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (94.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (94.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (94.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (94.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (94.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (94.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (94.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (94.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (94.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (94.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (94.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_132 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (188.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (94.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (94.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (94.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (94.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (94.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (94.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (94.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (94.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (94.4 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (94.4 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (94.4 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (94.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (94.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (94.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (94.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (94.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (94.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (94.4 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (94.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (94.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (94.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (94.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (94.4 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (94.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_66 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (190.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (95.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (95.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (95.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (95.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (95.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (95.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (95.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (95.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (95.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (95.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (95.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (95.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (95.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (95.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (95.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (95.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (95.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (95.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (95.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (95.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (95.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (95.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (95.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (95.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (95.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (95.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (95.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_244 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (192 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (96 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (96 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (96 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (96 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (96 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (96 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (96 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (96 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (96 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (96 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (96 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (96 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (96 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (96 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (96 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (96 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (96 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (96 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (96 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (96 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_133 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (192 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (96 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (96 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (96 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (96 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (96 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (96 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (96 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (96 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (96 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (96 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (96 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (96 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (96 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (96 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (96 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (96 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (96 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (96 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (96 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (96 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (96 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (96 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (96 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (96 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_56 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (192 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (96 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (96 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (96 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (96 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (96 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (96 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (96 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (96 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (96 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (96 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (96 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (96 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (96 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (96 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (96 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (96 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (96 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (96 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (96 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (96 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (96 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (96 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (96 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (96 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (96 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_148 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (193.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (96.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (96.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (96.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (96.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (96.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (96.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (96.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (96.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (96.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (96.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (96.8 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (96.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (96.8 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (96.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (96.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (96.8 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (96.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (96.8 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (96.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (96.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (96.8 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (96.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (96.8 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (96.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_212 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (195.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (97.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (97.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (97.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (97.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (97.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (97.6 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (97.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (97.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (97.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (97.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (97.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (97.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (97.6 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (97.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (97.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (97.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (97.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (97.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (97.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (97.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (97.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (97.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (97.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (97.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (97.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (97.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (97.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (97.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (97.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (97.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (97.6 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (97.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_230 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (195.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (97.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (97.6 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (97.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (97.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (97.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (97.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (97.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (97.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (97.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (97.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (97.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (97.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (97.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (97.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (97.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (97.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (97.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (97.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (97.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (97.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (97.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (97.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (97.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (97.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (97.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (97.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (97.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (97.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (97.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (97.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (97.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (97.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (97.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (97.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (97.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (97.6 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (97.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (97.6 10) 
       LAYER 0
    PIN P0039 B
     PORT 39 (97.6 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (97.6 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (97.6 10) 
       LAYER 0
    PIN P0042 O
     PORT 42 (97.6 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (97.6 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (97.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_14 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (195.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (97.6 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (97.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (97.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (97.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (97.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (97.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (97.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (97.6 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (97.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (97.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (97.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (97.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (97.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (97.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (97.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (97.6 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (97.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (97.6 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (97.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (97.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (97.6 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (97.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (97.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (97.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (97.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (97.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (97.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (97.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (97.6 10) 
       LAYER 0
    PIN P0030 B
     PORT 30 (97.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (97.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (97.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (97.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (97.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (97.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (97.6 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (97.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (97.6 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (97.6 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (97.6 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (97.6 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (97.6 10) 
       LAYER 0
    PIN P0043 O
     PORT 43 (97.6 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (97.6 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (97.6 10) 
       LAYER 0
    PIN P0046 O
     PORT 46 (97.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_62 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (196.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (98.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (98.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (98.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (98.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (98.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (98.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (98.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (98.4 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (98.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (98.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (98.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (98.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (98.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (98.4 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (98.4 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (98.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (98.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (98.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (98.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (98.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (98.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (98.4 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (98.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (98.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (98.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_117 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (196.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (98.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (98.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (98.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (98.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (98.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (98.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (98.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (98.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (98.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (98.4 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (98.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (98.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (98.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (98.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (98.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (98.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (98.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (98.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (98.4 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (98.4 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (98.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (98.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (98.4 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (98.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (98.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (98.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_77 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (196.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (98.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (98.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (98.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (98.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (98.4 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (98.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (98.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (98.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (98.4 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (98.4 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (98.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (98.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (98.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (98.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (98.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (98.4 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (98.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (98.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (98.4 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (98.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (98.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (98.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (98.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (98.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (98.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (98.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (98.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (98.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (98.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (98.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (98.4 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (98.4 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (98.4 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (98.4 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (98.4 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (98.4 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (98.4 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (98.4 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (98.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_186 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (196.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (98.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (98.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (98.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (98.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (98.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (98.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (98.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (98.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (98.4 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (98.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (98.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (98.4 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (98.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (98.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (98.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (98.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (98.4 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (98.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (98.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (98.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (98.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (98.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (98.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (98.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (98.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (98.4 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (98.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (98.4 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (98.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (98.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (98.4 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (98.4 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (98.4 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (98.4 10) 
       LAYER 0
    PIN P0035 O
     PORT 35 (98.4 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (98.4 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (98.4 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (98.4 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (98.4 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (98.4 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (98.4 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (98.4 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (98.4 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (98.4 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (98.4 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (98.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_240 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_184 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (99.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (99.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (99.2 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_50 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (99.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (99.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (99.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (99.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (99.2 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (99.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_248 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (99.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (99.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (99.2 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (99.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (99.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (99.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (99.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (99.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (99.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_106 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (99.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (99.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (99.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (99.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (99.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (99.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (99.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (99.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (99.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (99.2 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (99.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (99.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (99.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_207 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (198.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (99.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (99.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (99.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (99.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (99.2 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (99.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (99.2 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (99.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (99.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (99.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (99.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (99.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (99.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (99.2 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (99.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (99.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (99.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (99.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (99.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (99.2 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (99.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (99.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (99.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (99.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (99.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (99.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (99.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (99.2 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (99.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (99.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_183 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (200 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (100 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (100 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (100 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (100 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (100 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (100 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (100 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_81 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (200 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (100 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (100 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (100 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (100 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (100 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (100 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (100 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (100 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (100 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_155 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (200 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (100 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (100 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (100 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (100 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (100 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (100 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (100 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (100 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (100 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (100 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (100 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (100 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_115 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (200 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (100 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (100 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (100 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (100 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (100 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (100 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (100 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (100 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (100 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (100 10) 
       LAYER 0
    PIN P0036 O
     PORT 36 (100 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (100 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (100 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (100 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (100 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_120 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (200 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (100 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (100 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (100 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (100 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (100 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (100 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (100 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (100 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (100 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (100 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (100 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (100 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (100 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (100 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (100 10) 
       LAYER 0
    PIN P0036 B
     PORT 36 (100 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (100 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (100 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (100 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (100 10) 
       LAYER 0
    PIN P0041 O
     PORT 41 (100 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (100 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (100 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_99 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (201.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100.8 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (100.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (100.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (100.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100.8 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (100.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (100.8 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (100.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100.8 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (100.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (100.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (100.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (100.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100.8 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (100.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100.8 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (100.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_49 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (201.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (100.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100.8 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (100.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100.8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (100.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (100.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (100.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (100.8 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (100.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (100.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (100.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100.8 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (100.8 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (100.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (100.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100.8 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (100.8 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (100.8 10) 
       LAYER 0
    PIN P0026 B
     PORT 26 (100.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_39 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (201.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100.8 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (100.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (100.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (100.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100.8 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (100.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100.8 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (100.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (100.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100.8 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (100.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100.8 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (100.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100.8 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (100.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100.8 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (100.8 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (100.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_80 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (201.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (100.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (100.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100.8 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (100.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (100.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (100.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (100.8 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (100.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (100.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (100.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (100.8 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (100.8 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (100.8 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (100.8 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (100.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100.8 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (100.8 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (100.8 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (100.8 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (100.8 10) 
       LAYER 0
    PIN P0036 B
     PORT 36 (100.8 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (100.8 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (100.8 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (100.8 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (100.8 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (100.8 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (100.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_108 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (201.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (100.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (100.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (100.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (100.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (100.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (100.8 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (100.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (100.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (100.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (100.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (100.8 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (100.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (100.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (100.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (100.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (100.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (100.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (100.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (100.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (100.8 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (100.8 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (100.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (100.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (100.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (100.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (100.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (100.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (100.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (100.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (100.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (100.8 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (100.8 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (100.8 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (100.8 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (100.8 10) 
       LAYER 0
    PIN P0036 O
     PORT 36 (100.8 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (100.8 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (100.8 10) 
       LAYER 0
    PIN P0039 O
     PORT 39 (100.8 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (100.8 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (100.8 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (100.8 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (100.8 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (100.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_247 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (203.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (101.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (101.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (101.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (101.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (101.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (101.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (101.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (101.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (101.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (101.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (101.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (101.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (101.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (101.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (101.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (101.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (101.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (101.6 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (101.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_209 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (203.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (101.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (101.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (101.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (101.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (101.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (101.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (101.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (101.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (101.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (101.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (101.6 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (101.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (101.6 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (101.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (101.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (101.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (101.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (101.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (101.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (101.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (101.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (101.6 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (101.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (101.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (101.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_223 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (203.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (101.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (101.6 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (101.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (101.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (101.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (101.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (101.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (101.6 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (101.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (101.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (101.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (101.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (101.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (101.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (101.6 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (101.6 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (101.6 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (101.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (101.6 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (101.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (101.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (101.6 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (101.6 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (101.6 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (101.6 10) 
       LAYER 0
    PIN P0026 B
     PORT 26 (101.6 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (101.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (101.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_157 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (203.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (101.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (101.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (101.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (101.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (101.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (101.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (101.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (101.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (101.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (101.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (101.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (101.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (101.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (101.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (101.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (101.6 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (101.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (101.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (101.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (101.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (101.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (101.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (101.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (101.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (101.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (101.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (101.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (101.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (101.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (101.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (101.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_129 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (204.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (102.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (102.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (102.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (102.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (102.4 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (102.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (102.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (102.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (102.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (102.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (102.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (102.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (102.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (102.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (102.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (102.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (102.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (102.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (102.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (102.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (102.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (102.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (102.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (102.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (102.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_104 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (204.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (102.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (102.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (102.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (102.4 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (102.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (102.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (102.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (102.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (102.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (102.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (102.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (102.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (102.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (102.4 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (102.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (102.4 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (102.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (102.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (102.4 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (102.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (102.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (102.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (102.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (102.4 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (102.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (102.4 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (102.4 10) 
       LAYER 0
    PIN P0028 B
     PORT 28 (102.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (102.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (102.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (102.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_167 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (204.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (102.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (102.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (102.4 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (102.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (102.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (102.4 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (102.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (102.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (102.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (102.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (102.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (102.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (102.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (102.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (102.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (102.4 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (102.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (102.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (102.4 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (102.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (102.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (102.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (102.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (102.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (102.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (102.4 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (102.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (102.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (102.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (102.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (102.4 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (102.4 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (102.4 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (102.4 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (102.4 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (102.4 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (102.4 10) 
       LAYER 0
    PIN P0038 O
     PORT 38 (102.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_158 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (206.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (103.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (103.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (103.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (103.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (103.2 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (103.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (103.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (103.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (103.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (103.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (103.2 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (103.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (103.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (103.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (103.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (103.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (103.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (103.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (103.2 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (103.2 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (103.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (103.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (103.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (103.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (103.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (103.2 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (103.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_78 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (206.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (103.2 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (103.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (103.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (103.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (103.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (103.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (103.2 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (103.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (103.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (103.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (103.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (103.2 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (103.2 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (103.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (103.2 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (103.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (103.2 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (103.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (103.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (103.2 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (103.2 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (103.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (103.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (103.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (103.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (103.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (103.2 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (103.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (103.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (103.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_95 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (206.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (103.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (103.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (103.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (103.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (103.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (103.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (103.2 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (103.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (103.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (103.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (103.2 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (103.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (103.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (103.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (103.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (103.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (103.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (103.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (103.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (103.2 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (103.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (103.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (103.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (103.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (103.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (103.2 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (103.2 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (103.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (103.2 10) 
       LAYER 0
    PIN P0030 B
     PORT 30 (103.2 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (103.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (103.2 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (103.2 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (103.2 10) 
       LAYER 0
    PIN P0035 O
     PORT 35 (103.2 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (103.2 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (103.2 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (103.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (103.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (103.2 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (103.2 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (103.2 10) 
       LAYER 0
    PIN P0043 O
     PORT 43 (103.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_75 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (206.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (103.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (103.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (103.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (103.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (103.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (103.2 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (103.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (103.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (103.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (103.2 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (103.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (103.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (103.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (103.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (103.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (103.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (103.2 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (103.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (103.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (103.2 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (103.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (103.2 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (103.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (103.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (103.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (103.2 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (103.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (103.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (103.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (103.2 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (103.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (103.2 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (103.2 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (103.2 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (103.2 10) 
       LAYER 0
    PIN P0036 O
     PORT 36 (103.2 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (103.2 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (103.2 10) 
       LAYER 0
    PIN P0039 B
     PORT 39 (103.2 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (103.2 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (103.2 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (103.2 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (103.2 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (103.2 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (103.2 10) 
       LAYER 0
    PIN P0046 O
     PORT 46 (103.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_222 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (208 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (104 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (104 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (104 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (104 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (104 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_128 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (208 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (104 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (104 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (104 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (104 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (104 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (104 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (104 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_237 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (208 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (104 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (104 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (104 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (104 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (104 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (104 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (104 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (104 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (104 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (104 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_24 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (208 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (104 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (104 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (104 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (104 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (104 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (104 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (104 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (104 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (104 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (104 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (104 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_141 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_32 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_17 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (104.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (104.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_60 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (104.8 10) 
       LAYER 0
    PIN P0026 B
     PORT 26 (104.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (104.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (104.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_246 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (104.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (104.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (104.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (104.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (104.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (104.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (104.8 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (104.8 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (104.8 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_204 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (104.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (104.8 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (104.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (104.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (104.8 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (104.8 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (104.8 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (104.8 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (104.8 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (104.8 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (104.8 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (104.8 10) 
       LAYER 0
    PIN P0037 B
     PORT 37 (104.8 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (104.8 10) 
       LAYER 0
    PIN P0039 O
     PORT 39 (104.8 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_130 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (209.6 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (104.8 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (104.8 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (104.8 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (104.8 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (104.8 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (104.8 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (104.8 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (104.8 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (104.8 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (104.8 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (104.8 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (104.8 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (104.8 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (104.8 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (104.8 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (104.8 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (104.8 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (104.8 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (104.8 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (104.8 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (104.8 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (104.8 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (104.8 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (104.8 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (104.8 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (104.8 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (104.8 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (104.8 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (104.8 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (104.8 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (104.8 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (104.8 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (104.8 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (104.8 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (104.8 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (104.8 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (104.8 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (104.8 10) 
       LAYER 0
    PIN P0039 O
     PORT 39 (104.8 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (104.8 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (104.8 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (104.8 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (104.8 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (104.8 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (104.8 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (104.8 10) 
       LAYER 0
    PIN P0047 O
     PORT 47 (104.8 10) 
       LAYER 0
    PIN P0048 O
     PORT 48 (104.8 10) 
       LAYER 0
    PIN P0049 I
     PORT 49 (104.8 10) 
       LAYER 0
    PIN P0050 O
     PORT 50 (104.8 10) 
       LAYER 0
    PIN P0051 I
     PORT 51 (104.8 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_225 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_178 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_193 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_43 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_52 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 B
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 O
     PORT 35 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_21 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (105.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (105.6 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_58 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (105.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (105.6 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (105.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_54 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (105.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (105.6 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (105.6 10) 
       LAYER 0
    PIN P0038 O
     PORT 38 (105.6 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_71 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (105.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (105.6 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (105.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (105.6 10) 
       LAYER 0
    PIN P0039 O
     PORT 39 (105.6 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_174 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (211.2 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (105.6 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (105.6 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (105.6 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (105.6 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (105.6 10) 
       LAYER 0
    PIN P0006 O
     PORT 6 (105.6 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (105.6 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (105.6 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (105.6 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (105.6 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (105.6 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (105.6 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (105.6 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (105.6 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (105.6 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (105.6 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (105.6 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (105.6 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (105.6 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (105.6 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (105.6 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (105.6 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (105.6 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (105.6 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (105.6 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (105.6 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (105.6 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (105.6 10) 
       LAYER 0
    PIN P0029 B
     PORT 29 (105.6 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (105.6 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (105.6 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (105.6 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (105.6 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (105.6 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (105.6 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (105.6 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (105.6 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (105.6 10) 
       LAYER 0
    PIN P0039 O
     PORT 39 (105.6 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (105.6 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (105.6 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (105.6 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (105.6 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (105.6 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (105.6 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (105.6 10) 
       LAYER 0
    PIN P0047 O
     PORT 47 (105.6 10) 
       LAYER 0
    PIN P0048 O
     PORT 48 (105.6 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_48 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_206 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (106.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (106.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (106.4 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (106.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (106.4 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (106.4 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_154 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (106.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (106.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (106.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (106.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (106.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (106.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (106.4 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (106.4 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (106.4 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_173 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (106.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (106.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (106.4 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (106.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (106.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (106.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (106.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (106.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (106.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (106.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (106.4 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (106.4 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_176 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (106.4 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (106.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (106.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (106.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (106.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (106.4 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (106.4 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (106.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (106.4 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (106.4 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (106.4 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (106.4 10) 
       LAYER 0
    PIN P0033 B
     PORT 33 (106.4 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (106.4 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (106.4 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_25 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (212.8 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (106.4 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (106.4 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (106.4 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (106.4 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (106.4 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (106.4 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (106.4 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (106.4 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (106.4 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (106.4 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (106.4 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (106.4 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (106.4 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (106.4 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (106.4 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (106.4 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (106.4 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (106.4 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (106.4 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (106.4 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (106.4 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (106.4 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (106.4 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (106.4 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (106.4 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (106.4 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (106.4 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (106.4 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (106.4 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (106.4 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (106.4 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (106.4 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (106.4 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (106.4 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (106.4 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (106.4 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (106.4 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (106.4 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (106.4 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (106.4 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (106.4 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (106.4 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (106.4 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (106.4 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (106.4 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (106.4 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_151 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_112 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_10 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 O
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_250 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 B
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 B
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_46 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 O
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_175 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 O
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (107.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (107.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (107.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_93 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (107.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (107.2 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (107.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (107.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (107.2 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (107.2 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (107.2 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_92 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 B
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (107.2 10) 
       LAYER 0
    PIN P0029 B
     PORT 29 (107.2 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (107.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (107.2 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (107.2 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (107.2 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (107.2 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (107.2 10) 
       LAYER 0
    PIN P0036 O
     PORT 36 (107.2 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (107.2 10) 
       LAYER 0
    PIN P0038 O
     PORT 38 (107.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (107.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (107.2 10) 
       LAYER 0
    PIN P0041 O
     PORT 41 (107.2 10) 
       LAYER 0
    PIN P0042 O
     PORT 42 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_121 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 B
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 B
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (107.2 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (107.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (107.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (107.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (107.2 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (107.2 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (107.2 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (107.2 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (107.2 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (107.2 10) 
       LAYER 0
    PIN P0038 O
     PORT 38 (107.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (107.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (107.2 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (107.2 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (107.2 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (107.2 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (107.2 10) 
       LAYER 0
    PIN P0045 O
     PORT 45 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_194 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (214.4 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (107.2 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (107.2 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (107.2 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (107.2 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (107.2 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (107.2 10) 
       LAYER 0
    PIN P0007 O
     PORT 7 (107.2 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (107.2 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (107.2 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (107.2 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (107.2 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (107.2 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (107.2 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (107.2 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (107.2 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (107.2 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (107.2 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (107.2 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (107.2 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (107.2 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (107.2 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (107.2 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (107.2 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (107.2 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (107.2 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (107.2 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (107.2 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (107.2 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (107.2 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (107.2 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (107.2 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (107.2 10) 
       LAYER 0
    PIN P0033 O
     PORT 33 (107.2 10) 
       LAYER 0
    PIN P0034 O
     PORT 34 (107.2 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (107.2 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (107.2 10) 
       LAYER 0
    PIN P0037 O
     PORT 37 (107.2 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (107.2 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (107.2 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (107.2 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (107.2 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (107.2 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (107.2 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (107.2 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (107.2 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (107.2 10) 
       LAYER 0
    PIN P0047 I
     PORT 47 (107.2 10) 
       LAYER 0
    PIN P0048 I
     PORT 48 (107.2 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_163 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 O
     PORT 16 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_149 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_235 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 O
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 B
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 O
     PORT 23 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_44 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 B
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 O
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_199 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 O
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 B
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 B
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 B
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 O
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_19 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 B
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 O
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 B
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 O
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_166 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 B
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 O
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 B
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_84 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 B
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 O
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 B
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 O
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 O
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 O
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (108 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (108 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (108 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_135 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 O
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 B
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 O
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 O
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 B
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (108 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (108 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (108 10) 
       LAYER 0
    PIN P0035 O
     PORT 35 (108 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (108 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (108 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (108 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (108 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (108 10) 
       LAYER 0
    PIN P0041 O
     PORT 41 (108 10) 
       LAYER 0
    PIN P0042 O
     PORT 42 (108 10) 
       LAYER 0
    PIN P0043 O
     PORT 43 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_229 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 B
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 I
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 O
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 O
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 O
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 O
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 I
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (108 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (108 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (108 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (108 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (108 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (108 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (108 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (108 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (108 10) 
       LAYER 0
    PIN P0041 I
     PORT 41 (108 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (108 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (108 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_51 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 B
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 I
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 O
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 I
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 B
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 I
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 O
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 B
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 I
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 I
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 B
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 O
     PORT 32 (108 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (108 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (108 10) 
       LAYER 0
    PIN P0035 I
     PORT 35 (108 10) 
       LAYER 0
    PIN P0036 I
     PORT 36 (108 10) 
       LAYER 0
    PIN P0037 I
     PORT 37 (108 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (108 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (108 10) 
       LAYER 0
    PIN P0040 O
     PORT 40 (108 10) 
       LAYER 0
    PIN P0041 B
     PORT 41 (108 10) 
       LAYER 0
    PIN P0042 I
     PORT 42 (108 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (108 10) 
       LAYER 0
    PIN P0044 I
     PORT 44 (108 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (108 10) 
       LAYER 0
    PIN P0046 I
     PORT 46 (108 10) 
       LAYER 0
    PIN P0047 I
     PORT 47 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL cl2_6 TYPE STANDARD _ICSYNTH_
  VERSION 0
    BOUNDARY (0 0) (216 20)
    ORIENT 0
    PIN P0001 I
     PORT 1 (108 10) 
       LAYER 0
    PIN P0002 I
     PORT 2 (108 10) 
       LAYER 0
    PIN P0003 O
     PORT 3 (108 10) 
       LAYER 0
    PIN P0004 B
     PORT 4 (108 10) 
       LAYER 0
    PIN P0005 I
     PORT 5 (108 10) 
       LAYER 0
    PIN P0006 I
     PORT 6 (108 10) 
       LAYER 0
    PIN P0007 I
     PORT 7 (108 10) 
       LAYER 0
    PIN P0008 I
     PORT 8 (108 10) 
       LAYER 0
    PIN P0009 I
     PORT 9 (108 10) 
       LAYER 0
    PIN P0010 I
     PORT 10 (108 10) 
       LAYER 0
    PIN P0011 I
     PORT 11 (108 10) 
       LAYER 0
    PIN P0012 B
     PORT 12 (108 10) 
       LAYER 0
    PIN P0013 I
     PORT 13 (108 10) 
       LAYER 0
    PIN P0014 I
     PORT 14 (108 10) 
       LAYER 0
    PIN P0015 O
     PORT 15 (108 10) 
       LAYER 0
    PIN P0016 I
     PORT 16 (108 10) 
       LAYER 0
    PIN P0017 I
     PORT 17 (108 10) 
       LAYER 0
    PIN P0018 I
     PORT 18 (108 10) 
       LAYER 0
    PIN P0019 O
     PORT 19 (108 10) 
       LAYER 0
    PIN P0020 I
     PORT 20 (108 10) 
       LAYER 0
    PIN P0021 I
     PORT 21 (108 10) 
       LAYER 0
    PIN P0022 I
     PORT 22 (108 10) 
       LAYER 0
    PIN P0023 I
     PORT 23 (108 10) 
       LAYER 0
    PIN P0024 I
     PORT 24 (108 10) 
       LAYER 0
    PIN P0025 B
     PORT 25 (108 10) 
       LAYER 0
    PIN P0026 I
     PORT 26 (108 10) 
       LAYER 0
    PIN P0027 I
     PORT 27 (108 10) 
       LAYER 0
    PIN P0028 I
     PORT 28 (108 10) 
       LAYER 0
    PIN P0029 I
     PORT 29 (108 10) 
       LAYER 0
    PIN P0030 O
     PORT 30 (108 10) 
       LAYER 0
    PIN P0031 I
     PORT 31 (108 10) 
       LAYER 0
    PIN P0032 I
     PORT 32 (108 10) 
       LAYER 0
    PIN P0033 I
     PORT 33 (108 10) 
       LAYER 0
    PIN P0034 I
     PORT 34 (108 10) 
       LAYER 0
    PIN P0035 B
     PORT 35 (108 10) 
       LAYER 0
    PIN P0036 O
     PORT 36 (108 10) 
       LAYER 0
    PIN P0037 B
     PORT 37 (108 10) 
       LAYER 0
    PIN P0038 I
     PORT 38 (108 10) 
       LAYER 0
    PIN P0039 I
     PORT 39 (108 10) 
       LAYER 0
    PIN P0040 I
     PORT 40 (108 10) 
       LAYER 0
    PIN P0041 O
     PORT 41 (108 10) 
       LAYER 0
    PIN P0042 O
     PORT 42 (108 10) 
       LAYER 0
    PIN P0043 I
     PORT 43 (108 10) 
       LAYER 0
    PIN P0044 O
     PORT 44 (108 10) 
       LAYER 0
    PIN P0045 I
     PORT 45 (108 10) 
       LAYER 0
    PIN P0046 B
     PORT 46 (108 10) 
       LAYER 0
    PIN P0047 I
     PORT 47 (108 10) 
       LAYER 0
    PIN P0048 I
     PORT 48 (108 10) 
       LAYER 0
  ENDVERSION
 ENDMODEL

 MODEL FILL TYPE FEED
  VERSION 1
   SITE core
    FOREIGN FILL 0 0 0
    BOUNDARY (0 0) ( 1.6 20)
    PIN gnd GND
     PORT gnd_1 
      BOUNDARY (-0.4 -0.6) (2  0.6)  LAYER metal1
    PIN vdd PWR
     PORT vdd_1 
      BOUNDARY (-0.4 19.4) (2 20.6)  LAYER metal1
    PIN ICFEEDF1 F
     PORT FB1 
      BOUNDARY ( 0.5  8.8) ( 1.1 10)  LAYER metal2
       OPTIONAL
     PORT FT1 
      BOUNDARY ( 0.5 10) ( 1.1 11.2)  LAYER metal2
       OPTIONAL
  ENDVERSION
 ENDMODEL

 MODEL IRQ TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL IRQnum[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL IRQnum[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL IRQnum[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL IRQnum[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL baddr[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdi[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bdo[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bsz[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bsz[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL bwr TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL clk TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extA[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extB[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extDone TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extFunc3[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extFunc3[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extFunc3[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extR[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL extStart TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfD[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS1[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[10] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[11] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[12] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[13] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[14] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[15] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[16] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[17] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[18] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[19] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[20] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[21] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[22] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[23] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[24] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[25] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[26] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[27] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[28] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[29] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[30] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[31] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[5] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[6] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[7] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[8] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfRS2[9] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrd[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrd[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrd[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrd[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrd[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs1[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs1[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs1[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs1[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs1[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs2[0] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs2[1] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs2[2] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs2[3] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfrs2[4] TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rfwr TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port O
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world O LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY port world POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (0.000 0.000)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

 MODEL rst TYPE PAD _ICSYNTH_
  VERSION v1
    BOUNDARY (0 0) ( 0.6 2)
    PIN port I
     PORT p1 
      BOUNDARY (0 0) ( 0.6 2)  LAYER metal1
    PIN world I LOGICALPINONLY
     PORT world_1 
      BOUNDARY (0 -1) ( 0.6 3)  LAYER metal1
  DELAY world port POS
    RISETIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    RISE_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )

    FALLTIME ic_port_cap_template_1_2 =
    VALUES (5.000e-11 5.000e-11)

    FALL_TRANSITION ic_port_slew_template_2_2 =
    VALUES (
     (0.000 100.000)
     (0.000 100.000)
    )
  ENDVERSION
 ENDMODEL

ENDLIBRARY
