// Seed: 3960916719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45
);
  inout wire id_45;
  inout wire id_44;
  output wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wand id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_26 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_1 = 32'd27,
    parameter id_2 = 32'd67
) (
    input wand _id_0,
    output supply1 _id_1,
    input tri1 _id_2,
    input wor id_3
    , id_5
);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5
  );
  wire id_7;
  assign id_6 = id_0 || id_6;
  assign id_6 = -1'b0 | 1'b0;
  struct packed {
    logic [id_1 : -1 'd0] id_8;
    logic [id_0 : id_2]   id_9;
  } id_10;
endmodule
