# //  Questa Sim-64
# //  Version 10.2c_6 linux_x86_64 Dec 17 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project project
# Compile of fast_sigmoid.vhd was successful with warnings.
# Compile of mlp_model.vhd was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of mlp_model.vhd was successful.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd failed with 2 errors.


# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful with warnings.
# Compile of testbench.vhd failed with 2 errors.
# Compile of testbench.vhd was successful with warnings.
# Compile of mlp_model.vhd was successful.
vsim testbench.vhd
# OpenFile testbench.vhd 
# Optimization canceled
vsim testbench
# vsim testbench 
# ** Error: (vsim-3170) Could not find '/home/rxc1028/digicdesign/project/work.testbench'.
# Error loading design
vsim mlp_model.vhd
# OpenFile mlp_model.vhd 
vsim mlp_model
# vsim mlp_model 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mlp_model(beh)
# ** Fatal: (vsim-3350) Generic "N" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: :mlp_model File: /home/rxc1028/digicdesign/project/mlp_model.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
vsim testbench
# vsim testbench 
# ** Error: (vsim-3170) Could not find '/home/rxc1028/digicdesign/project/work.testbench'.
# Error loading design
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# ** Error: (vsim-3170) Could not find '/home/rxc1028/digicdesign/project/work.testbench'.
# Error loading design
vsim mlp_model
# vsim mlp_model 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mlp_model(beh)
add wave -position insertpoint  \
sim/:mlp_model:clk \
sim/:mlp_model:reset \
sim/:mlp_model:SI \
sim/:mlp_model:SE \
sim/:mlp_model:u \
sim/:mlp_model:yhat \
sim/:mlp_model:x \
sim/:mlp_model:W \
sim/:mlp_model:s \
sim/:mlp_model:fs
run
run
# Compile of testbench.vhd was successful with warnings.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3350) Generic "Qn" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# Compile of testbench.vhd was successful with warnings.
# Compile of fast_sigmoid.vhd was successful with warnings.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of fast_sigmoid.vhd was successful with warnings.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of fast_sigmoid.vhd was successful with warnings.
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of fast_sigmoid.vhd was successful with warnings.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# Compile of fast_sigmoid.vhd was successful with warnings.
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# Compile of testbench.vhd was successful with warnings.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# Compile of mlp_model.vhd failed with 1 errors.
# Compile of mlp_model.vhd was successful.
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3348) Port length (19) does not match actual length (9) for port ":testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX/s".
#    Time: 0 ps  Iteration: 0  Instance: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# Compile of mlp_model.vhd was successful.
vsim testbench
# vsim testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(beh)
# Loading work.mlp_model(beh)
# Loading work.fast_sigmoid(beh)
# ** Fatal: (vsim-3734) Index value 3 is out of range 5 downto 5.
#    Time: 0 ps  Iteration: 0  Process: :testbench:uut:GEN_FAST_SIGMOID(1):fast_sigmoidX:line__21 File: /home/rxc1028/digicdesign/project/fast_sigmoid.vhd
# FATAL ERROR while loading design
# Error loading design
