$date
	Fri Oct 10 11:52:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # Clk $end
$var reg 1 $ Resetn $end
$var reg 1 % x $end
$scope module q $end
$var wire 1 # Clk $end
$var wire 1 $ Resetn $end
$var wire 1 & Ta $end
$var wire 1 ' Tb $end
$var wire 1 % x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module tff1 $end
$var wire 1 # Clk $end
$var wire 1 $ Resetn $end
$var wire 1 & T $end
$var reg 1 " Q $end
$upscope $end
$scope module tff2 $end
$var wire 1 # Clk $end
$var wire 1 $ Resetn $end
$var wire 1 ' T $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10
1#
#15
1$
#20
0'
1&
1!
0#
#30
1#
#40
1'
1"
0#
#50
1#
#60
1'
0&
0!
0"
0#
#70
1#
#80
1&
1!
1'
0#
1%
#90
1#
#100
0&
0!
1"
1'
0#
0%
#110
1#
#120
1!
0'
0#
1%
#130
1#
#140
1'
1&
0#
0%
#150
1#
#160
0"
0!
0'
0&
0#
1%
#170
1#
#180
0#
#190
1#
