0.6
2019.1
May 24 2019
15:06:07
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/imports/Downloads/Control_tb.vhd,1711115782,vhdl,,,,control_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/ALU_tb.vhd,1711115782,vhdl,,,,alu_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/Top_tb.vhd,1711115782,vhdl,,,,top_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/inst-control_tb.vhd,1711115782,vhdl,,,,inst_control_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/mem_alu_tb.vhd,1711115782,vhdl,,,,mem_alu_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/new/Datapath_tb.vhd,1711115782,vhdl,,,,datapath_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sim_1/new/clk_div_tb.vhd,1711115782,vhdl,,,,clk_div_tb,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd,1711115782,vhdl,,,,clkdiv,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd,1711115782,vhdl,,,,lut,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd,1711115782,vhdl,,,,decoder,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd,1711115783,vhdl,,,,three_one_mux,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd,1711115783,vhdl,,,,logic_unit,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd,1711115782,vhdl,,,,incrementer,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd,1711115782,vhdl,,,,ins_register,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd,1711115783,vhdl,,,,microcu_top,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd,1711115783,vhdl,,,,micropc,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd,1711115782,vhdl,,,,micro_store,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd,1711115783,vhdl,,,,alu_structural,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd,1711115783,vhdl,,,,alu_structural32,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd,1711115783,vhdl,,,,arithmetic_unit,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd,1711115783,vhdl,,,,fulladder,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd,1711115783,vhdl,,,,ovf_structural,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd,1711115783,vhdl,,,,reg_file,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd,1711115783,vhdl,,,,sev_seg,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd,1711115783,vhdl,,,,three_mux,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd,1711115783,vhdl,,,,top,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd,1711115783,vhdl,,,,adr_mux,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd,1711115783,vhdl,,,,alu_control,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd,1711115783,vhdl,,,,datapath_top,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd,1711115783,vhdl,,,,gen_mux,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd,1711115783,vhdl,,,,gen_reg,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd,1711115783,vhdl,,,,ins_module,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_reg.vhd,1711115783,vhdl,,,,ins_reg,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd,1711115783,vhdl,,,,periph_reg,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd,1711115783,vhdl,,,,shifter,,,,,,,,
C:/Users/Daneyboy/Documents/UOG/FPGA_Projects/CPU_Complete_Vivado_2019/CPU_Complete/CPU_Complete.srcs/sources_1/new/sign_ext.vhd,1711115783,vhdl,,,,sign_ext,,,,,,,,
