// Seed: 1929375832
module module_0 (
    output supply0 id_0,
    output supply0 id_1
);
  logic id_3;
  ;
  wire id_4;
endmodule
module module_1 (
    inout tri id_0
);
  wand id_2;
  id_3 :
  assert property (@(posedge -1'b0) id_0)
  else;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire [-1 : 1] id_4;
  assign id_2 = (1'b0);
endmodule
module module_2 #(
    parameter id_5 = 32'd61,
    parameter id_6 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7
);
  input wire id_7;
  output wire _id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_3.id_7 = 0;
  logic [id_6 : id_5] id_8;
  assign id_4 = id_8;
  assign id_6 = id_3;
  wire id_9;
endmodule
module module_3 #(
    parameter id_16 = 32'd11,
    parameter id_2  = 32'd22,
    parameter id_4  = 32'd28,
    parameter id_5  = 32'd99,
    parameter id_6  = 32'd43,
    parameter id_7  = 32'd46
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  output wire _id_2;
  inout wire id_1;
  always id_3[id_4 :-1] <= -1'h0;
  wire _id_5 = id_5;
  assign id_3[id_4 : id_4] = id_1;
  logic [~  1 : id_4] _id_6 = id_1;
  assign id_6 = id_4;
  logic [1 : -1] _id_7;
  ;
  id_8 :
  assert property (@(posedge 1) -1)
  else;
  logic id_9;
  ;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_9,
      id_8,
      id_6,
      id_6,
      id_1
  );
  assign id_7 = id_9;
  logic [-1  -  id_6 : id_7  !==  id_2  +  1] id_10;
  ;
  assign id_3[id_5*1] = 1'b0;
  logic [-1 : id_2  -  -1] id_11;
  ;
  wire id_12, id_13, id_14, id_15, _id_16, id_17, id_18;
  parameter id_19 = -1;
  wire [ -1 : id_7] id_20;
  wire [-1 : id_16] id_21;
  assign id_10 = -1 + -1;
endmodule
