<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>vhdl on Dilawar's Blog</title><link>https://dilawar.github.io/tags/vhdl/</link><description>Recent content in vhdl on dilawar.github.io</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Sun, 28 Nov 2010 00:00:00 +0000</lastBuildDate><atom:link href="https://dilawar.github.io/tags/vhdl/index.xml" rel="self" type="application/rss+xml"/><item><title>Testing memories for faults</title><link>https://dilawar.github.io/posts/2010/2010-11-28-testing-memories-for-faults/</link><pubDate>Sun, 28 Nov 2010 00:00:00 +0000</pubDate><guid>https://dilawar.github.io/posts/2010/2010-11-28-testing-memories-for-faults/</guid><description>
As the VLSI memories are shrinking in their size, the density of cells which holds data is increasing exponentially. If one is making a …</description></item><item><title>Combinational circuits - Equivalence checking</title><link>https://dilawar.github.io/posts/2010/2010-11-19-combinational-circuits-equivalence-checking/</link><pubDate>Fri, 19 Nov 2010 00:00:00 +0000</pubDate><guid>https://dilawar.github.io/posts/2010/2010-11-19-combinational-circuits-equivalence-checking/</guid><description>
Given a VLSI entity and its two description, establishing if both of them are equivalent is fundamental problem in VLSI verification. In …</description></item></channel></rss>