# vsim -c top 
# Start time: 17:19:57 on Jun 03,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: design/normalize.sv(41): (vopt-2241) Connection width does not match width of port 'out'. The port definition is at: design/find_first_1.sv(1).
# ** Warning: design/normalize.sv(41): (vopt-2241) Connection width does not match width of port 'out'. The port definition is at: design/find_first_1.sv(1).
# ** Warning: verification/add_sub_top_tb.sv(3): (vopt-2605) empty port name in port list.
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.addpkg(fast)
# Loading work.align_significands_sv_unit(fast)
# Loading work.add_sub_top_sv_unit(fast)
# Loading work.add_sub_top_tb_sv_unit(fast)
# Loading work.top(fast)
# 0::VALUE/TYPE MISMATCH: OP1=1.315852e+30. OP2=2.935744e+25. OP_CODE=0. EXP=1.315881e+30. RES=1.315881e+30. EXP_TYPE=REG. RES_TYPE=REG.
# 0::ERROR CODE MISMATCH: OP1=1.315852e+30. OP2=2.935744e+25. OP_CODE=0. EXP_ERR=NONE. RES_ERR=NONE.
# End time: 18:50:27 on Jun 03,2021, Elapsed time: 1:30:30
# Errors: 0, Warnings: 3
