{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429051092194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429051092205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:38:11 2015 " "Processing started: Tue Apr 14 17:38:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429051092205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429051092205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429051092205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429051093400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_smpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_smpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_smpl " "Found entity 1: button_smpl" {  } { { "button_smpl.sv" "" { Text "I:/ECE551~2/fpga/UART/button_smpl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429051105967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(3) " "Verilog HDL Declaration information at reset_synch.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429051105980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/reset_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/reset_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429051105982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD UartTx.v(10) " "Verilog HDL Declaration information at UartTx.v(10): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429051105992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trmt TRMT UartTx.v(4) " "Verilog HDL Declaration information at UartTx.v(4): object \"trmt\" differs only in case from object \"TRMT\" in the same scope" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429051105993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/uarttx.v 4 4 " "Found 4 design units, including 4 entities, in source file /ece551~2/src/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTx " "Found entity 1: UartTx" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105996 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105996 ""} { "Info" "ISGN_ENTITY_NAME" "3 baud_counter " "Found entity 3: baud_counter" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105996 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit_counter " "Found entity 4: bit_counter" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051105996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429051105996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load UartRx.sv(12) " "Verilog HDL Declaration information at UartRx.sv(12): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429051106006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartRx " "Found entity 1: UartRx" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051106008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429051106008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n UART_test.v(3) " "Verilog HDL Declaration information at UART_test.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429051106019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_test " "Found entity 1: UART_test" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429051106021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429051106021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_test " "Elaborating entity \"UART_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429051106137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_test.v(38) " "Verilog HDL assignment warning at UART_test.v(38): truncated value with size 32 to match size of target (8)" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106138 "|UART_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:iRST " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:iRST\"" {  } { { "UART_test.v" "iRST" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_smpl button_smpl:iButton_smpl " "Elaborating entity \"button_smpl\" for hierarchy \"button_smpl:iButton_smpl\"" {  } { { "UART_test.v" "iButton_smpl" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTx UartTx:iUart_Tx " "Elaborating entity \"UartTx\" for hierarchy \"UartTx:iUart_Tx\"" {  } { { "UART_test.v" "iUart_Tx" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UartTx.v(22) " "Verilog HDL assignment warning at UartTx.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_shftreg_n UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"rst_shftreg_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_done UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"set_done\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clr_done UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"clr_done\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transmitting UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"transmitting\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmitting UartTx.v(52) " "Inferred latch for \"transmitting\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_done UartTx.v(52) " "Inferred latch for \"clr_done\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429051106240 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_done UartTx.v(52) " "Inferred latch for \"set_done\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429051106241 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load UartTx.v(52) " "Inferred latch for \"load\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429051106241 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_shftreg_n UartTx.v(52) " "Inferred latch for \"rst_shftreg_n\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429051106241 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register UartTx:iUart_Tx\|shift_register:shiftreg " "Elaborating entity \"shift_register\" for hierarchy \"UartTx:iUart_Tx\|shift_register:shiftreg\"" {  } { { "../../src/UartTx.v" "shiftreg" { Text "I:/ECE551~2/src/UartTx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter UartTx:iUart_Tx\|baud_counter:baudcnt " "Elaborating entity \"baud_counter\" for hierarchy \"UartTx:iUart_Tx\|baud_counter:baudcnt\"" {  } { { "../../src/UartTx.v" "baudcnt" { Text "I:/ECE551~2/src/UartTx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UartTx.v(122) " "Verilog HDL assignment warning at UartTx.v(122): truncated value with size 32 to match size of target (12)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106274 "|UART_test|UartTx:iUart_Tx|baud_counter:baudcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UartTx.v(123) " "Verilog HDL assignment warning at UartTx.v(123): truncated value with size 32 to match size of target (1)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106274 "|UART_test|UartTx:iUart_Tx|baud_counter:baudcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter UartTx:iUart_Tx\|bit_counter:bitcnt " "Elaborating entity \"bit_counter\" for hierarchy \"UartTx:iUart_Tx\|bit_counter:bitcnt\"" {  } { { "../../src/UartTx.v" "bitcnt" { Text "I:/ECE551~2/src/UartTx.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UartTx.v(147) " "Verilog HDL assignment warning at UartTx.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106285 "|UART_test|UartTx:iUart_Tx|bit_counter:bitcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRx:iUART_rcv " "Elaborating entity \"UartRx\" for hierarchy \"UartRx:iUART_rcv\"" {  } { { "UART_test.v" "iUART_rcv" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429051106287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UartRx.sv(37) " "Verilog HDL assignment warning at UartRx.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106297 "|UART_test|UartRx:iUART_rcv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UartRx.sv(38) " "Verilog HDL assignment warning at UartRx.sv(38): truncated value with size 32 to match size of target (12)" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429051106297 "|UART_test|UartRx:iUART_rcv"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429051107239 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 102 -1 0 } } { "button_smpl.sv" "" { Text "I:/ECE551~2/fpga/UART/button_smpl.sv" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429051107269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429051107269 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reset_synch:iRST\|rst_n reset_synch:iRST\|rst_n~_emulated reset_synch:iRST\|rst_n~1 " "Register \"reset_synch:iRST\|rst_n\" is converted into an equivalent circuit using register \"reset_synch:iRST\|rst_n~_emulated\" and latch \"reset_synch:iRST\|rst_n~1\"" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1429051107270 "|UART_test|reset_synch:iRST|rst_n"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1429051107270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429051107386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429051107854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551~2/fpga/UART/UART_test.map.smsg " "Generated suppressed messages file I:/ECE551~2/fpga/UART/UART_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429051107957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429051108459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429051108459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429051108755 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429051108755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429051108755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429051108755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429051108883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 17:38:28 2015 " "Processing ended: Tue Apr 14 17:38:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429051108883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429051108883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429051108883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429051108883 ""}
