// Seed: 857585586
module module_0 ();
endmodule
module module_1 #(
    parameter id_4 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_4  ==?  1 : -1] id_7 = id_4;
  module_0 modCall_1 ();
  wire id_8;
  assign id_3 = id_1 ? id_4 : id_1;
  wire id_9;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd46,
    parameter id_3 = 32'd30
) (
    input supply1 id_0,
    input wire _id_1,
    input tri0 id_2,
    input wand _id_3,
    input wand id_4
);
  logic [7:0][id_3 : id_1] id_6;
  module_0 modCall_1 ();
  logic [7:0] id_7;
  bit id_8;
  ;
  reg id_9;
  logic [id_3 : (  -1  )] id_10;
  ;
  always @(posedge 1) begin : LABEL_0
    if (1 || 1) begin : LABEL_1
      id_8 <= -1 == 1;
      if (1) id_8 = id_6 <= id_4 - id_4;
    end
    id_8 <= 1'h0 & id_7[-1!=?id_1 : id_1] & id_2;
    id_8 = ~id_6[~("")];
    id_9 <= id_4;
  end
  wire id_11;
endmodule
