#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028a3d40 .scope module, "control_tb" "control_tb" 2 3;
 .timescale 0 0;
v00000000028fcc10_0 .var "clock", 0 0;
v00000000028fc850_0 .var "inA", 31 0;
v00000000028fd110_0 .var "inB", 31 0;
v00000000028fc990_0 .net "inc", 0 0, v00000000028fc8f0_0;  1 drivers
v00000000028fca30_0 .net "reset", 0 0, v00000000028fcb70_0;  1 drivers
S_0000000002897310 .scope module, "controlA" "control" 2 32, 3 4 0, S_00000000028a3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "inc"
    .port_info 4 /OUTPUT 1 "reset"
L_00000000008f6a90 .functor NOT 32, v00000000028fc120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028a38b0 .functor BUF 1, v00000000028fcc10_0, C4<0>, C4<0>, C4<0>;
v00000000028fc1c0_0 .net "and_out", 0 0, v0000000002897610_0;  1 drivers
v00000000028fc260_0 .net "buffout", 0 0, L_00000000028a38b0;  1 drivers
v00000000028fc300_0 .net "clock", 0 0, v00000000028fcc10_0;  1 drivers
v00000000028fc3a0_0 .net "inA", 31 0, v00000000028fc850_0;  1 drivers
v00000000028fc670_0 .net "inB", 31 0, v00000000028fd110_0;  1 drivers
v00000000028fc8f0_0 .var "inc", 0 0;
v00000000028fcb70_0 .var "reset", 0 0;
v00000000028fc530_0 .net "xor_out", 31 0, v00000000028fc120_0;  1 drivers
E_00000000028a3830 .event edge, v00000000028fc300_0, v0000000002897610_0, v00000000028fc260_0;
S_0000000002897490 .scope begin, "CONTROL" "CONTROL" 3 45, 3 45 0, S_0000000002897310;
 .timescale 0 0;
S_0000000002896af0 .scope module, "andg1" "and32" 3 37, 4 1 0, S_0000000002897310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 1 "out"
v0000000002896df0_0 .net "in", 31 0, L_00000000008f6a90;  1 drivers
v0000000002897610_0 .var "out", 0 0;
E_00000000028a3770 .event edge, v0000000002896df0_0;
S_0000000002896c70 .scope begin, "AND32" "AND32" 4 18, 4 18 0, S_0000000002896af0;
 .timescale 0 0;
S_00000000008f66f0 .scope module, "xg1" "xor_gate" 3 31, 5 1 0, S_0000000002897310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v00000000008f69f0_0 .net "in1", 31 0, v00000000028fc850_0;  alias, 1 drivers
v00000000028fc080_0 .net "in2", 31 0, v00000000028fd110_0;  alias, 1 drivers
v00000000028fc120_0 .var "out", 31 0;
E_00000000028a31f0 .event edge, v00000000028fc080_0, v00000000008f69f0_0;
S_00000000008f6870 .scope begin, "XORGATE" "XORGATE" 5 21, 5 21 0, S_00000000008f66f0;
 .timescale 0 0;
    .scope S_00000000008f66f0;
T_0 ;
    %wait E_00000000028a31f0;
    %fork t_1, S_00000000008f6870;
    %jmp t_0;
    .scope S_00000000008f6870;
t_1 ;
    %load/vec4 v00000000008f69f0_0;
    %load/vec4 v00000000028fc080_0;
    %xor;
    %assign/vec4 v00000000028fc120_0, 0;
    %end;
    .scope S_00000000008f66f0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002896af0;
T_1 ;
    %wait E_00000000028a3770;
    %fork t_3, S_0000000002896c70;
    %jmp t_2;
    .scope S_0000000002896c70;
t_3 ;
    %load/vec4 v0000000002896df0_0;
    %and/r;
    %store/vec4 v0000000002897610_0, 0, 1;
    %end;
    .scope S_0000000002896af0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002897310;
T_2 ;
    %wait E_00000000028a3830;
    %fork t_5, S_0000000002897490;
    %jmp t_4;
    .scope S_0000000002897490;
t_5 ;
    %load/vec4 v00000000028fc260_0;
    %load/vec4 v00000000028fc1c0_0;
    %inv;
    %and;
    %store/vec4 v00000000028fc8f0_0, 0, 1;
    %load/vec4 v00000000028fc260_0;
    %load/vec4 v00000000028fc1c0_0;
    %and;
    %store/vec4 v00000000028fcb70_0, 0, 1;
    %end;
    .scope S_0000000002897310;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000028a3d40;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "control.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000028a3d40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fc850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fd110_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028fc850_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000000028fd110_0, 0, 32;
    %delay 15, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000000028fc850_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fd110_0, 0, 32;
    %delay 25, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fc850_0, 0, 32;
    %delay 50, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000028a3d40;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000000028fcc10_0;
    %inv;
    %store/vec4 v00000000028fcc10_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "control_tb.v";
    "./control.v";
    "./and32.v";
    "./xor_gate.v";
