# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/add32.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/alu.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/alu_ctl.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/control_single.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/mem32.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/mips_single.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/mux2.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/reg32.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/reg_file.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/rom32.v" \
"../../../../Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
