
Loading design for application trce from file cs_project_cs_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Mon Jun 17 23:27:09 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_DB" 444.247000 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.001ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_590

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               1.288ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_648 to SLICE_591 meets
      2.251ns delay constraint less
      0.412ns skew and
      0.303ns M_SET requirement (totaling 1.536ns) by 0.248ns

 Physical Path Details:

      Data path SLICE_648 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C28B.CLK to     R19C28B.Q1 SLICE_648 (from clk_DB)
ROUTE         3     0.879     R19C28B.Q1 to     R20C28D.M0 button_ff_adj_1151 (to clk_DB)
                  --------
                    1.288   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.030     R18C29B.Q0 to    R19C28B.CLK clk_DB
                  --------
                    2.030   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.618     R18C29B.Q0 to    R20C28D.CLK clk_DB
                  --------
                    1.618   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               0.938ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.938ns physical path delay SLICE_648 to SLICE_646 meets
      2.251ns delay constraint less
     -0.365ns skew and
      0.303ns M_SET requirement (totaling 2.313ns) by 1.375ns

 Physical Path Details:

      Data path SLICE_648 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C28B.CLK to     R19C28B.Q0 SLICE_648 (from clk_DB)
ROUTE         3     0.529     R19C28B.Q0 to     R17C28B.M0 button_ff_adj_1149 (to clk_DB)
                  --------
                    0.938   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.030     R18C29B.Q0 to    R19C28B.CLK clk_DB
                  --------
                    2.030   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.395     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               1.570ns  (26.1% logic, 73.9% route), 1 logic levels.

 Constraint Details:

      1.570ns physical path delay SLICE_590 to SLICE_643 meets
      2.251ns delay constraint less
     -1.463ns skew and
      0.303ns M_SET requirement (totaling 3.411ns) by 1.841ns

 Physical Path Details:

      Data path SLICE_590 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29C.CLK to     R18C29C.Q1 SLICE_590 (from clk_DB)
ROUTE         3     1.161     R18C29C.Q1 to     R19C28C.M0 button_ff (to clk_DB)
                  --------
                    1.570   (26.1% logic, 73.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.567     R18C29B.Q0 to    R18C29C.CLK clk_DB
                  --------
                    0.567   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.030     R18C29B.Q0 to    R19C28C.CLK clk_DB
                  --------
                    2.030   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               1.593ns  (25.7% logic, 74.3% route), 1 logic levels.

 Constraint Details:

      1.593ns physical path delay SLICE_590 to SLICE_641 meets
      2.251ns delay constraint less
     -1.828ns skew and
      0.303ns M_SET requirement (totaling 3.776ns) by 2.183ns

 Physical Path Details:

      Data path SLICE_590 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29C.CLK to     R18C29C.Q0 SLICE_590 (from clk_DB)
ROUTE         3     1.184     R18C29C.Q0 to     R19C29A.M0 button_ff_adj_1156 (to clk_DB)
                  --------
                    1.593   (25.7% logic, 74.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.567     R18C29B.Q0 to    R18C29C.CLK clk_DB
                  --------
                    0.567   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.395     R18C29B.Q0 to    R19C29A.CLK clk_DB
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.526ns (weighted slack = 15.377ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/ctr_ff_1278__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               1.741ns  (23.5% logic, 76.5% route), 1 logic levels.

 Constraint Details:

      1.741ns physical path delay db/DB_VS/SLICE_451 to SLICE_643 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.439ns skew and
      0.249ns CE_SET requirement (totaling 2.267ns) by 0.526ns

 Physical Path Details:

      Data path db/DB_VS/SLICE_451 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29D.CLK to     R18C29D.Q0 db/DB_VS/SLICE_451 (from clk_c)
ROUTE         3     1.332     R18C29D.Q0 to     R19C28C.CE ctr_ff_1 (to clk_DB)
                  --------
                    1.741   (23.5% logic, 76.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_VS/SLICE_451:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     2.030     R18C29B.Q0 to    R19C28C.CLK clk_DB
                  --------
                    5.893   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.855ns (weighted slack = 24.995ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1282__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               1.000ns  (40.9% logic, 59.1% route), 1 logic levels.

 Constraint Details:

      1.000ns physical path delay db/DB_DF_VGA/SLICE_453 to SLICE_591 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.027ns skew and
      0.249ns CE_SET requirement (totaling 1.855ns) by 0.855ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_453 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C28A.CLK to     R20C28A.Q0 db/DB_DF_VGA/SLICE_453 (from clk_c)
ROUTE         3     0.591     R20C28A.Q0 to     R20C28D.CE ctr_ff_1_adj_1150 (to clk_DB)
                  --------
                    1.000   (40.9% logic, 59.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R20C28A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     1.618     R18C29B.Q0 to    R20C28D.CLK clk_DB
                  --------
                    5.481   (30.6% logic, 69.4% route), 2 logic levels.


Passed: The following path meets requirements by 1.001ns (weighted slack = 29.263ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1280__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               1.631ns  (25.1% logic, 74.9% route), 1 logic levels.

 Constraint Details:

      1.631ns physical path delay db/DB_DF_UART/SLICE_452 to SLICE_646 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.804ns skew and
      0.249ns CE_SET requirement (totaling 2.632ns) by 1.001ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_452 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C29C.CLK to     R19C29C.Q0 db/DB_DF_UART/SLICE_452 (from clk_c)
ROUTE         3     1.222     R19C29C.Q0 to     R17C28B.CE ctr_ff_1_adj_1148 (to clk_DB)
                  --------
                    1.631   (25.1% logic, 74.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R19C29C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     2.395     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    6.258   (26.8% logic, 73.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.277ns (weighted slack = 37.332ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1300__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               1.355ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      1.355ns physical path delay db/DB_HS/SLICE_454 to SLICE_641 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.804ns skew and
      0.249ns CE_SET requirement (totaling 2.632ns) by 1.277ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_454 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C29A.CLK to     R20C29A.Q0 db/DB_HS/SLICE_454 (from clk_c)
ROUTE         3     0.946     R20C29A.Q0 to     R19C29A.CE ctr_ff_1_adj_1155 (to clk_DB)
                  --------
                    1.355   (30.2% logic, 69.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_454:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R20C29A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     2.395     R18C29B.Q0 to    R19C29A.CLK clk_DB
                  --------
                    6.258   (26.8% logic, 73.2% route), 2 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_VGA" 444.247000 MHz ;
            29 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.706ns (weighted slack = -49.873ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.928ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      3.928ns physical path delay cm/configCM/SLICE_344 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.393ns skew and
      0.248ns LSR_SET requirement (totaling 2.222ns) by 1.706ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q0 cm/configCM/SLICE_344 (from clk_c)
ROUTE        10     2.489     R16C33B.Q0 to     R18C28C.D1 c_addr_1
CTOF_DEL    ---     0.452     R18C28C.D1 to     R18C28C.F1 SLICE_349
ROUTE         2     0.578     R18C28C.F1 to    R18C28B.LSR cd/CLOCK_DIVIDER_CONFIG/n8844 (to clk_VGA)
                  --------
                    3.928   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.984     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    5.847   (28.6% logic, 71.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.604ns (weighted slack = -46.891ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.924ns  (33.5% logic, 66.5% route), 3 logic levels.

 Constraint Details:

      3.924ns physical path delay cm/configCM/SLICE_344 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.393ns skew and
      0.150ns DIN_SET requirement (totaling 2.320ns) by 1.604ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     1.947     R16C33B.Q1 to     R19C28D.C1 c_addr_2
CTOF_DEL    ---     0.452     R19C28D.C1 to     R19C28D.F1 uart/UART_CONFIG/SLICE_626
ROUTE         2     0.664     R19C28D.F1 to     R18C28B.C0 n8884
CTOF_DEL    ---     0.452     R18C28B.C0 to     R18C28B.F0 SLICE_342
ROUTE         1     0.000     R18C28B.F0 to    R18C28B.DI0 n4925 (to clk_VGA)
                  --------
                    3.924   (33.5% logic, 66.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.984     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    5.847   (28.6% logic, 71.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.504ns (weighted slack = -43.968ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               5.056ns  (26.0% logic, 74.0% route), 3 logic levels.

 Constraint Details:

      5.056ns physical path delay cm/configCM/SLICE_344 to uart/SLICE_636 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -3.724ns skew and
      0.249ns CE_SET requirement (totaling 3.552ns) by 1.504ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     1.947     R16C33B.Q1 to     R19C28D.C1 c_addr_2
CTOF_DEL    ---     0.452     R19C28D.C1 to     R19C28D.F1 uart/UART_CONFIG/SLICE_626
ROUTE         2     0.392     R19C28D.F1 to     R19C28D.C0 n8884
CTOF_DEL    ---     0.452     R19C28D.C0 to     R19C28D.F0 uart/UART_CONFIG/SLICE_626
ROUTE         1     1.404     R19C28D.F0 to     R23C28D.CE uart/UART_CONFIG/clk_VGA_enable_1 (to clk_VGA)
                  --------
                    5.056   (26.0% logic, 74.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     3.315     R17C29B.Q0 to    R23C28D.CLK clk_VGA
                  --------
                    7.178   (23.3% logic, 76.7% route), 2 logic levels.


Error: The following path exceeds requirements by 1.446ns (weighted slack = -42.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.766ns  (34.9% logic, 65.1% route), 3 logic levels.

 Constraint Details:

      3.766ns physical path delay cm/configCM/SLICE_345 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.393ns skew and
      0.150ns DIN_SET requirement (totaling 2.320ns) by 1.446ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     1.789     R16C34D.Q0 to     R19C28D.B1 c_addr_3
CTOF_DEL    ---     0.452     R19C28D.B1 to     R19C28D.F1 uart/UART_CONFIG/SLICE_626
ROUTE         2     0.664     R19C28D.F1 to     R18C28B.C0 n8884
CTOF_DEL    ---     0.452     R18C28B.C0 to     R18C28B.F0 SLICE_342
ROUTE         1     0.000     R18C28B.F0 to    R18C28B.DI0 n4925 (to clk_VGA)
                  --------
                    3.766   (34.9% logic, 65.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.984     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    5.847   (28.6% logic, 71.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.405ns (weighted slack = -41.073ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/w_empty_reg_21  (to clk_VGA +)

   Delay:               2.294ns  (37.5% logic, 62.5% route), 2 logic levels.

 Constraint Details:

      2.294ns physical path delay cm/assignCM/SLICE_321 to FIFO_CM_error/SLICE_274 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -0.962ns skew and
      0.150ns DIN_SET requirement (totaling 0.889ns) by 1.405ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_321 to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30A.CLK to     R17C30A.Q0 cm/assignCM/SLICE_321 (from clk_c)
ROUTE         5     1.411     R17C30A.Q0 to     R17C29D.D0 VGA_Notification_Valid
CTOF_DEL    ---     0.452     R17C29D.D0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.022     R17C29D.F0 to    R17C29D.DI0 FIFO_CM_error/n8888 (to clk_VGA)
                  --------
                    2.294   (37.5% logic, 62.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C30A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.553     R17C29B.Q0 to    R17C29D.CLK clk_VGA
                  --------
                    4.416   (37.9% logic, 62.1% route), 2 logic levels.


Error: The following path exceeds requirements by 1.346ns (weighted slack = -39.349ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               4.898ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      4.898ns physical path delay cm/configCM/SLICE_345 to uart/SLICE_636 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -3.724ns skew and
      0.249ns CE_SET requirement (totaling 3.552ns) by 1.346ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     1.789     R16C34D.Q0 to     R19C28D.B1 c_addr_3
CTOF_DEL    ---     0.452     R19C28D.B1 to     R19C28D.F1 uart/UART_CONFIG/SLICE_626
ROUTE         2     0.392     R19C28D.F1 to     R19C28D.C0 n8884
CTOF_DEL    ---     0.452     R19C28D.C0 to     R19C28D.F0 uart/UART_CONFIG/SLICE_626
ROUTE         1     1.404     R19C28D.F0 to     R23C28D.CE uart/UART_CONFIG/clk_VGA_enable_1 (to clk_VGA)
                  --------
                    4.898   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     3.315     R17C29B.Q0 to    R23C28D.CLK clk_VGA
                  --------
                    7.178   (23.3% logic, 76.7% route), 2 logic levels.


Error: The following path exceeds requirements by 1.340ns (weighted slack = -39.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.660ns  (23.5% logic, 76.5% route), 2 logic levels.

 Constraint Details:

      3.660ns physical path delay cm/configCM/SLICE_344 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.393ns skew and
      0.150ns DIN_SET requirement (totaling 2.320ns) by 1.340ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q0 cm/configCM/SLICE_344 (from clk_c)
ROUTE        10     2.799     R16C33B.Q0 to     R18C28B.A0 c_addr_1
CTOF_DEL    ---     0.452     R18C28B.A0 to     R18C28B.F0 SLICE_342
ROUTE         1     0.000     R18C28B.F0 to    R18C28B.DI0 n4925 (to clk_VGA)
                  --------
                    3.660   (23.5% logic, 76.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.984     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    5.847   (28.6% logic, 71.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.317ns (weighted slack = -38.501ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/w_empty_reg_21  (to clk_VGA +)

   Delay:               2.206ns  (39.0% logic, 61.0% route), 2 logic levels.

 Constraint Details:

      2.206ns physical path delay cm/configCM/SLICE_270 to FIFO_CM_error/SLICE_274 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -0.962ns skew and
      0.150ns DIN_SET requirement (totaling 0.889ns) by 1.317ns

 Physical Path Details:

      Data path cm/configCM/SLICE_270 to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31D.CLK to     R17C31D.Q0 cm/configCM/SLICE_270 (from clk_c)
ROUTE         5     1.323     R17C31D.Q0 to     R17C29D.C0 Error_Valid
CTOF_DEL    ---     0.452     R17C29D.C0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.022     R17C29D.F0 to    R17C29D.DI0 FIFO_CM_error/n8888 (to clk_VGA)
                  --------
                    2.206   (39.0% logic, 61.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C31D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.553     R17C29B.Q0 to    R17C29D.CLK clk_VGA
                  --------
                    4.416   (37.9% logic, 62.1% route), 2 logic levels.


Error: The following path exceeds requirements by 1.225ns (weighted slack = -35.811ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.447ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.447ns physical path delay cm/configCM/SLICE_343 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.393ns skew and
      0.248ns LSR_SET requirement (totaling 2.222ns) by 1.225ns

 Physical Path Details:

      Data path cm/configCM/SLICE_343 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C34B.CLK to     R17C34B.Q0 cm/configCM/SLICE_343 (from clk_c)
ROUTE        11     2.008     R17C34B.Q0 to     R18C28C.A1 c_addr_0
CTOF_DEL    ---     0.452     R18C28C.A1 to     R18C28C.F1 SLICE_349
ROUTE         2     0.578     R18C28C.F1 to    R18C28B.LSR cd/CLOCK_DIVIDER_CONFIG/n8844 (to clk_VGA)
                  --------
                    3.447   (25.0% logic, 75.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C34B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.984     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    5.847   (28.6% logic, 71.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.162ns (weighted slack = -33.970ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Config_Notification_Valid_reg_152  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/w_empty_reg_21  (to clk_VGA +)

   Delay:               2.051ns  (42.0% logic, 58.0% route), 2 logic levels.

 Constraint Details:

      2.051ns physical path delay cm/configCM/SLICE_249 to FIFO_CM_error/SLICE_274 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -0.962ns skew and
      0.150ns DIN_SET requirement (totaling 0.889ns) by 1.162ns

 Physical Path Details:

      Data path cm/configCM/SLICE_249 to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C32B.CLK to     R17C32B.Q0 cm/configCM/SLICE_249 (from clk_c)
ROUTE         5     1.168     R17C32B.Q0 to     R17C29D.A0 Config_Notification_Valid
CTOF_DEL    ---     0.452     R17C29D.A0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.022     R17C29D.F0 to    R17C29D.DI0 FIFO_CM_error/n8888 (to clk_VGA)
                  --------
                    2.051   (42.0% logic, 58.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C32B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.553     R17C29B.Q0 to    R17C29D.CLK clk_VGA
                  --------
                    4.416   (37.9% logic, 62.1% route), 2 logic levels.

Warning:  19.185MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_UART" 444.247000 MHz ;
            60 items scored, 39 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.706ns (weighted slack = -79.107ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i0  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               5.105ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      5.105ns physical path delay uart/SAMPLER/SLICE_474 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.249ns CE_SET requirement (totaling 2.399ns) by 2.706ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_474 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C29A.CLK to     R24C29A.Q0 uart/SAMPLER/SLICE_474 (from clk_c)
ROUTE         6     0.912     R24C29A.Q0 to     R24C29C.B0 uart/SAMPLER/val_reg_0
CTOF_DEL    ---     0.452     R24C29C.B0 to     R24C29C.F0 SLICE_485
ROUTE         5     1.209     R24C29C.F0 to     R23C27A.B0 out_next_N_452
CTOF_DEL    ---     0.452     R23C27A.B0 to     R23C27A.F0 uart/SLICE_622
ROUTE         2     1.671     R23C27A.F0 to     R21C28C.CE uart/clk_UART_enable_3 (to clk_UART)
                  --------
                    5.105   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R24C29A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 2.669ns (weighted slack = -78.025ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               5.068ns  (25.9% logic, 74.1% route), 3 logic levels.

 Constraint Details:

      5.068ns physical path delay uart/SAMPLER/SLICE_475 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.249ns CE_SET requirement (totaling 2.399ns) by 2.669ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_475 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C29D.CLK to     R24C29D.Q1 uart/SAMPLER/SLICE_475 (from clk_c)
ROUTE         3     0.875     R24C29D.Q1 to     R24C29C.A0 uart/SAMPLER/val_reg_3
CTOF_DEL    ---     0.452     R24C29C.A0 to     R24C29C.F0 SLICE_485
ROUTE         5     1.209     R24C29C.F0 to     R23C27A.B0 out_next_N_452
CTOF_DEL    ---     0.452     R23C27A.B0 to     R23C27A.F0 uart/SLICE_622
ROUTE         2     1.671     R23C27A.F0 to     R21C28C.CE uart/clk_UART_enable_3 (to clk_UART)
                  --------
                    5.068   (25.9% logic, 74.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R24C29D.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 2.480ns (weighted slack = -72.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.879ns  (26.9% logic, 73.1% route), 3 logic levels.

 Constraint Details:

      4.879ns physical path delay uart/SAMPLER/SLICE_474 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.249ns CE_SET requirement (totaling 2.399ns) by 2.480ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_474 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C29A.CLK to     R24C29A.Q1 uart/SAMPLER/SLICE_474 (from clk_c)
ROUTE         5     0.686     R24C29A.Q1 to     R24C29C.C0 uart/SAMPLER/val_reg_1
CTOF_DEL    ---     0.452     R24C29C.C0 to     R24C29C.F0 SLICE_485
ROUTE         5     1.209     R24C29C.F0 to     R23C27A.B0 out_next_N_452
CTOF_DEL    ---     0.452     R23C27A.B0 to     R23C27A.F0 uart/SLICE_622
ROUTE         2     1.671     R23C27A.F0 to     R21C28C.CE uart/clk_UART_enable_3 (to clk_UART)
                  --------
                    4.879   (26.9% logic, 73.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R24C29A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 2.372ns (weighted slack = -69.342ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.771ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

      4.771ns physical path delay uart/SAMPLER/SLICE_475 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.249ns CE_SET requirement (totaling 2.399ns) by 2.372ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_475 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C29D.CLK to     R24C29D.Q0 uart/SAMPLER/SLICE_475 (from clk_c)
ROUTE         4     0.578     R24C29D.Q0 to     R24C29C.D0 uart/SAMPLER/val_reg_2
CTOF_DEL    ---     0.452     R24C29C.D0 to     R24C29C.F0 SLICE_485
ROUTE         5     1.209     R24C29C.F0 to     R23C27A.B0 out_next_N_452
CTOF_DEL    ---     0.452     R23C27A.B0 to     R23C27A.F0 uart/SLICE_622
ROUTE         2     1.671     R23C27A.F0 to     R21C28C.CE uart/clk_UART_enable_3 (to clk_UART)
                  --------
                    4.771   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R24C29D.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 2.323ns (weighted slack = -67.910ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_1_reg_1286__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.821ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      4.821ns physical path delay uart/SAMPLER/SLICE_473 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.150ns DIN_SET requirement (totaling 2.498ns) by 2.323ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_473 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C29A.CLK to     R23C29A.Q1 uart/SAMPLER/SLICE_473 (from clk_c)
ROUTE         3     2.438     R23C29A.Q1 to     R20C28B.A1 uart/SAMPLER/nr_1_reg_3
CTOF_DEL    ---     0.452     R20C28B.A1 to     R20C28B.F1 SLICE_554
ROUTE         1     1.177     R20C28B.F1 to     R21C28C.M0 uart/SAMPLER/n8290
MTOOFX_DEL  ---     0.345     R21C28C.M0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    4.821   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_473:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C29A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 1.270ns (weighted slack = -37.127ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_1_reg_1286__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               3.768ns  (32.0% logic, 68.0% route), 3 logic levels.

 Constraint Details:

      3.768ns physical path delay uart/SAMPLER/SLICE_473 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.571ns skew and
      0.150ns DIN_SET requirement (totaling 2.498ns) by 1.270ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_473 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C29A.CLK to     R23C29A.Q0 uart/SAMPLER/SLICE_473 (from clk_c)
ROUTE         3     1.385     R23C29A.Q0 to     R20C28B.D1 uart/SAMPLER/nr_1_reg_2
CTOF_DEL    ---     0.452     R20C28B.D1 to     R20C28B.F1 SLICE_554
ROUTE         1     1.177     R20C28B.F1 to     R21C28C.M0 uart/SAMPLER/n8290
MTOOFX_DEL  ---     0.345     R21C28C.M0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    3.768   (32.0% logic, 68.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_473:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C29A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 0.817ns (weighted slack = -23.884ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               3.278ns  (36.8% logic, 63.2% route), 3 logic levels.

 Constraint Details:

      3.278ns physical path delay uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.534ns skew and
      0.150ns DIN_SET requirement (totaling 2.461ns) by 0.817ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C28D.CLK to     R21C28D.Q0 uart/SAMPLER/SLICE_471 (from clk_c)
ROUTE         4     0.895     R21C28D.Q0 to     R20C28B.B1 uart/SAMPLER/nr_0_reg_2
CTOF_DEL    ---     0.452     R20C28B.B1 to     R20C28B.F1 SLICE_554
ROUTE         1     1.177     R20C28B.F1 to     R21C28C.M0 uart/SAMPLER/n8290
MTOOFX_DEL  ---     0.345     R21C28C.M0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    3.278   (36.8% logic, 63.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R21C28D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 0.782ns (weighted slack = -22.861ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/state_reg_FSM__i1  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/parity_check_reg_85  (to clk_UART +)

   Delay:               3.216ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      3.216ns physical path delay uart/UART_STATE/SLICE_478 to uart/UART_STATE/SLICE_479 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.606ns skew and
      0.249ns CE_SET requirement (totaling 2.434ns) by 0.782ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_478 to uart/UART_STATE/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R25C27A.CLK to     R25C27A.Q0 uart/UART_STATE/SLICE_478 (from clk_c)
ROUTE         8     1.766     R25C27A.Q0 to     R25C28A.C1 uart/UART_STATE/n471
CTOF_DEL    ---     0.452     R25C28A.C1 to     R25C28A.F1 uart/UART_STATE/SLICE_637
ROUTE         1     0.589     R25C28A.F1 to     R24C28A.CE uart/UART_STATE/clk_UART_enable_4 (to clk_UART)
                  --------
                    3.216   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R25C27A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/UART_STATE/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.197     R23C26A.Q0 to    R24C28A.CLK clk_UART
                  --------
                    6.023   (27.8% logic, 72.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.739ns (weighted slack = -21.604ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/wait_iteration_step_reg_1301__i1  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:               3.173ns  (41.4% logic, 58.6% route), 3 logic levels.

 Constraint Details:

      3.173ns physical path delay uart/UART_STATE/SLICE_482 to uart/UART_STATE/SLICE_318 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.606ns skew and
      0.249ns CE_SET requirement (totaling 2.434ns) by 0.739ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_482 to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R25C27D.CLK to     R25C27D.Q1 uart/UART_STATE/SLICE_482 (from clk_c)
ROUTE         3     0.906     R25C27D.Q1 to     R25C27B.B0 uart/UART_STATE/wait_iteration_step_reg_1
CTOF_DEL    ---     0.452     R25C27B.B0 to     R25C27B.F0 uart/UART_STATE/SLICE_623
ROUTE         1     0.384     R25C27B.F0 to     R25C27B.C1 uart/UART_STATE/n8840
CTOF_DEL    ---     0.452     R25C27B.C1 to     R25C27B.F1 uart/UART_STATE/SLICE_623
ROUTE         1     0.570     R25C27B.F1 to     R25C27C.CE uart/UART_STATE/clk_UART_enable_5 (to clk_UART)
                  --------
                    3.173   (41.4% logic, 58.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_482:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R25C27D.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

      Destination Clock Path clk to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.197     R23C26A.Q0 to    R25C27C.CLK clk_UART
                  --------
                    6.023   (27.8% logic, 72.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.585ns (weighted slack = -17.102ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               3.046ns  (39.6% logic, 60.4% route), 3 logic levels.

 Constraint Details:

      3.046ns physical path delay uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.534ns skew and
      0.150ns DIN_SET requirement (totaling 2.461ns) by 0.585ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C28D.CLK to     R21C28D.Q1 uart/SAMPLER/SLICE_471 (from clk_c)
ROUTE         3     0.663     R21C28D.Q1 to     R20C28B.C1 uart/SAMPLER/nr_0_reg_3
CTOF_DEL    ---     0.452     R20C28B.C1 to     R20C28B.F1 SLICE_554
ROUTE         1     1.177     R20C28B.F1 to     R21C28C.M0 uart/SAMPLER/n8290
MTOOFX_DEL  ---     0.345     R21C28C.M0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    3.046   (39.6% logic, 60.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R21C28D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.

Warning:  12.291MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_c" 178.923000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.879ns (weighted slack = -85.227ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Left_Margin_nxt_8__I_0_i1  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_reg_i0  (to clk_c +)

   Delay:               2.832ns  (14.4% logic, 85.6% route), 1 logic levels.

 Constraint Details:

      2.832ns physical path delay SLICE_671 to SLICE_191 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.523ns skew and
      0.303ns M_SET requirement (totaling -9.047ns) by 11.879ns

 Physical Path Details:

      Data path SLICE_671 to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C29C.CLK to     R16C29C.Q1 SLICE_671 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     2.423     R16C29C.Q1 to      R9C22D.M0 vga/config1/H_Left_Margin_nxt_0 (to clk_c)
                  --------
                    2.832   (14.4% logic, 85.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R16C29C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to     R9C22D.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.734ns (weighted slack = -84.187ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_nxt_11__I_0_i7  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_reg_i6  (to clk_c +)

   Delay:               2.687ns  (15.2% logic, 84.8% route), 1 logic levels.

 Constraint Details:

      2.687ns physical path delay SLICE_671 to SLICE_199 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.523ns skew and
      0.303ns M_SET requirement (totaling -9.047ns) by 11.734ns

 Physical Path Details:

      Data path SLICE_671 to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C29C.CLK to     R16C29C.Q0 SLICE_671 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     2.278     R16C29C.Q0 to      R9C22A.M0 vga/config1/H_Count_Max_nxt_6 (to clk_c)
                  --------
                    2.687   (15.2% logic, 84.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R16C29C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to     R9C22A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.451ns (weighted slack = -82.156ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Sync_Pulse_nxt_7__I_0_i5  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/V_Sync_Pulse_reg_i4  (to clk_c +)

   Delay:               2.441ns  (16.8% logic, 83.2% route), 1 logic levels.

 Constraint Details:

      2.441ns physical path delay SLICE_554 to SLICE_124 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.486ns skew and
      0.303ns M_SET requirement (totaling -9.010ns) by 11.451ns

 Physical Path Details:

      Data path SLICE_554 to SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C28B.CLK to     R20C28B.Q1 SLICE_554 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     2.032     R20C28B.Q1 to     R19C17A.M1 vga/config1/V_Sync_Pulse_nxt_4 (to clk_c)
                  --------
                    2.441   (16.8% logic, 83.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R20C28B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R19C17A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.


Error: The following path exceeds requirements by 11.261ns (weighted slack = -80.793ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Count_Max_nxt_11__I_0_i1  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_reg_i0  (to clk_c +)

   Delay:               2.288ns  (17.9% logic, 82.1% route), 1 logic levels.

 Constraint Details:

      2.288ns physical path delay SLICE_203 to SLICE_159 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.449ns skew and
      0.303ns M_SET requirement (totaling -8.973ns) by 11.261ns

 Physical Path Details:

      Data path SLICE_203 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21C.CLK to      R9C21C.Q1 SLICE_203 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.879      R9C21C.Q1 to     R18C25C.M1 vga/config1/V_Count_Max_nxt_0 (to clk_c)
                  --------
                    2.288   (17.9% logic, 82.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to     R9C21C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.903   (20.0% logic, 80.0% route), 4 logic levels.

      Destination Clock Path clk to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C25C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.


Error: The following path exceeds requirements by 11.243ns (weighted slack = -80.664ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_nxt_11__I_0_i4  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_reg_i3  (to clk_c +)

   Delay:               2.196ns  (18.6% logic, 81.4% route), 1 logic levels.

 Constraint Details:

      2.196ns physical path delay SLICE_552 to SLICE_239 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.523ns skew and
      0.303ns M_SET requirement (totaling -9.047ns) by 11.243ns

 Physical Path Details:

      Data path SLICE_552 to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23B.CLK to     R17C23B.Q1 SLICE_552 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.787     R17C23B.Q1 to     R10C26A.M0 vga/config1/H_Count_Max_nxt_3 (to clk_c)
                  --------
                    2.196   (18.6% logic, 81.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_552:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R17C23B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R10C26A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.243ns (weighted slack = -80.664ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_nxt_11__I_0_i2  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_reg_i1  (to clk_c +)

   Delay:               2.196ns  (18.6% logic, 81.4% route), 1 logic levels.

 Constraint Details:

      2.196ns physical path delay SLICE_655 to SLICE_230 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.523ns skew and
      0.303ns M_SET requirement (totaling -9.047ns) by 11.243ns

 Physical Path Details:

      Data path SLICE_655 to SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C28D.CLK to     R18C28D.Q1 SLICE_655 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.787     R18C28D.Q1 to     R10C22C.M0 vga/config1/H_Count_Max_nxt_1 (to clk_c)
                  --------
                    2.196   (18.6% logic, 81.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_655:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R18C28D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R10C22C.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.213ns (weighted slack = -80.449ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Sync_Pulse_nxt_7__I_0_i4  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/V_Sync_Pulse_reg_i3  (to clk_c +)

   Delay:               2.203ns  (18.6% logic, 81.4% route), 1 logic levels.

 Constraint Details:

      2.203ns physical path delay SLICE_554 to SLICE_124 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.486ns skew and
      0.303ns M_SET requirement (totaling -9.010ns) by 11.213ns

 Physical Path Details:

      Data path SLICE_554 to SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C28B.CLK to     R20C28B.Q0 SLICE_554 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.794     R20C28B.Q0 to     R19C17A.M0 vga/config1/V_Sync_Pulse_nxt_3 (to clk_c)
                  --------
                    2.203   (18.6% logic, 81.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     3.019      R2C25C.F1 to    R20C28B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.940   (19.9% logic, 80.1% route), 4 logic levels.

      Destination Clock Path clk to SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R19C17A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.


Error: The following path exceeds requirements by 11.148ns (weighted slack = -79.982ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_nxt_10__I_0_i10  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_reg_i9  (to clk_c +)

   Delay:               2.138ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.138ns physical path delay vga/config1/SLICE_528 to SLICE_204 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.486ns skew and
      0.303ns M_SET requirement (totaling -9.010ns) by 11.148ns

 Physical Path Details:

      Data path vga/config1/SLICE_528 to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C26C.CLK to      R9C26C.Q0 vga/config1/SLICE_528 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.729      R9C26C.Q0 to      R9C21B.M1 vga/config1/H_Right_Margin_nxt_9 (to clk_c)
                  --------
                    2.138   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to vga/config1/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to     R9C26C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.903   (20.0% logic, 80.0% route), 4 logic levels.

      Destination Clock Path clk to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to     R9C21B.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.023ns (weighted slack = -79.085ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_nxt_11__I_0_i9  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_reg_i8  (to clk_c +)

   Delay:               2.013ns  (20.3% logic, 79.7% route), 1 logic levels.

 Constraint Details:

      2.013ns physical path delay SLICE_515 to SLICE_196 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.486ns skew and
      0.303ns M_SET requirement (totaling -9.010ns) by 11.023ns

 Physical Path Details:

      Data path SLICE_515 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22C.CLK to     R12C22C.Q1 SLICE_515 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.604     R12C22C.Q1 to      R9C22B.M0 vga/config1/H_Count_Max_nxt_8 (to clk_c)
                  --------
                    2.013   (20.3% logic, 79.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.903   (20.0% logic, 80.0% route), 4 logic levels.

      Destination Clock Path clk to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to     R9C22B.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.


Error: The following path exceeds requirements by 11.023ns (weighted slack = -79.085ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Left_Margin_nxt_8__I_0_i3  (from vga/config1/H_Left_Margin_nxt_8__N_970 +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_reg_i2  (to clk_c +)

   Delay:               2.013ns  (20.3% logic, 79.7% route), 1 logic levels.

 Constraint Details:

      2.013ns physical path delay vga/config1/SLICE_519 to SLICE_189 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.589ns)
      0.779ns delay constraint less
      9.486ns skew and
      0.303ns M_SET requirement (totaling -9.010ns) by 11.023ns

 Physical Path Details:

      Data path vga/config1/SLICE_519 to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q0 vga/config1/SLICE_519 (from vga/config1/H_Left_Margin_nxt_8__N_970)
ROUTE         1     1.604     R12C23D.Q0 to      R9C23A.M0 vga/config1/H_Left_Margin_nxt_2 (to clk_c)
                  --------
                    2.013   (20.3% logic, 79.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     3.134     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C23D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                   12.903   (20.0% logic, 80.0% route), 4 logic levels.

      Destination Clock Path clk to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to     R9C23A.CLK clk_c
                  --------
                    3.417   (37.1% logic, 62.9% route), 1 logic levels.

Warning:  11.011MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_LM" 444.247000 MHz ;
            13 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.015ns (weighted slack = -88.140ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               5.301ns  (24.8% logic, 75.2% route), 3 logic levels.

 Constraint Details:

      5.301ns physical path delay cm/assignCM/SLICE_321 to SLICE_589 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.458ns skew and
      0.249ns CE_SET requirement (totaling 2.286ns) by 3.015ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_321 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30A.CLK to     R17C30A.Q0 cm/assignCM/SLICE_321 (from clk_c)
ROUTE         5     1.411     R17C30A.Q0 to     R17C29D.D0 VGA_Notification_Valid
CTOF_DEL    ---     0.452     R17C29D.D0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.873     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     1.704     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    5.301   (24.8% logic, 75.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C30A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     2.086     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    5.912   (28.3% logic, 71.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.927ns (weighted slack = -85.567ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               5.213ns  (25.2% logic, 74.8% route), 3 logic levels.

 Constraint Details:

      5.213ns physical path delay cm/configCM/SLICE_270 to SLICE_589 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.458ns skew and
      0.249ns CE_SET requirement (totaling 2.286ns) by 2.927ns

 Physical Path Details:

      Data path cm/configCM/SLICE_270 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31D.CLK to     R17C31D.Q0 cm/configCM/SLICE_270 (from clk_c)
ROUTE         5     1.323     R17C31D.Q0 to     R17C29D.C0 Error_Valid
CTOF_DEL    ---     0.452     R17C29D.C0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.873     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     1.704     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    5.213   (25.2% logic, 74.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C31D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     2.086     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    5.912   (28.3% logic, 71.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.772ns (weighted slack = -81.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Config_Notification_Valid_reg_152  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               5.058ns  (26.0% logic, 74.0% route), 3 logic levels.

 Constraint Details:

      5.058ns physical path delay cm/configCM/SLICE_249 to SLICE_589 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.458ns skew and
      0.249ns CE_SET requirement (totaling 2.286ns) by 2.772ns

 Physical Path Details:

      Data path cm/configCM/SLICE_249 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C32B.CLK to     R17C32B.Q0 cm/configCM/SLICE_249 (from clk_c)
ROUTE         5     1.168     R17C32B.Q0 to     R17C29D.A0 Config_Notification_Valid
CTOF_DEL    ---     0.452     R17C29D.A0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.873     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     1.704     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    5.058   (26.0% logic, 74.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C32B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     2.086     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    5.912   (28.3% logic, 71.7% route), 2 logic levels.


Error: The following path exceeds requirements by 3.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               4.773ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      4.773ns physical path delay uart/UART_STATE/SLICE_318 to SLICE_217 exceeds
      2.251ns delay constraint less
      0.889ns skew and
      0.249ns CE_SET requirement (totaling 1.113ns) by 3.660ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_318 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R25C27C.CLK to     R25C27C.Q0 uart/UART_STATE/SLICE_318 (from clk_UART)
ROUTE         7     2.129     R25C27C.Q0 to     R16C27C.B1 UART_valid_out
CTOF_DEL    ---     0.452     R16C27C.B1 to     R16C27C.F1 SLICE_653
ROUTE         1     1.783     R16C27C.F1 to     R10C24B.CE FIFO_UART_info/clk_LM_enable_2 (to clk_LM)
                  --------
                    4.773   (18.0% logic, 82.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.197     R23C26A.Q0 to    R25C27C.CLK clk_UART
                  --------
                    6.023   (27.8% logic, 72.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.308     R14C24C.Q0 to    R10C24B.CLK clk_LM
                  --------
                    5.134   (32.6% logic, 67.4% route), 2 logic levels.


Error: The following path exceeds requirements by 3.399ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_error_reg_82  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_error/r_empty_reg_23  (to clk_LM +)

   Delay:               4.891ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      4.891ns physical path delay uart/UART_STATE/SLICE_317 to SLICE_225 exceeds
      2.251ns delay constraint less
      0.510ns skew and
      0.249ns CE_SET requirement (totaling 1.492ns) by 3.399ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_317 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C26C.CLK to     R24C26C.Q0 uart/UART_STATE/SLICE_317 (from clk_UART)
ROUTE         7     2.232     R24C26C.Q0 to     R14C27D.B0 UART_valid_error
CTOF_DEL    ---     0.452     R14C27D.B0 to     R14C27D.F0 SLICE_647
ROUTE         1     1.798     R14C27D.F0 to     R10C23A.CE FIFO_UART_error/clk_LM_enable_1 (to clk_LM)
                  --------
                    4.891   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.197     R23C26A.Q0 to    R24C26C.CLK clk_UART
                  --------
                    6.023   (27.8% logic, 72.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.687     R14C24C.Q0 to    R10C23A.CLK clk_LM
                  --------
                    5.513   (30.4% logic, 69.6% route), 2 logic levels.


Error: The following path exceeds requirements by 3.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               4.814ns  (27.3% logic, 72.7% route), 3 logic levels.

 Constraint Details:

      4.814ns physical path delay SLICE_646 to SLICE_589 exceeds
      2.251ns delay constraint less
      0.346ns skew and
      0.249ns CE_SET requirement (totaling 1.656ns) by 3.158ns

 Physical Path Details:

      Data path SLICE_646 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q0 SLICE_646 (from clk_DB)
ROUTE        14     0.924     R17C28B.Q0 to     R17C29D.B0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.452     R17C29D.B0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.873     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     1.704     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    4.814   (27.3% logic, 72.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     2.395     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    6.258   (26.8% logic, 73.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     2.086     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    5.912   (28.3% logic, 71.7% route), 2 logic levels.


Error: The following path exceeds requirements by 3.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               3.982ns  (21.6% logic, 78.4% route), 2 logic levels.

 Constraint Details:

      3.982ns physical path delay SLICE_646 to SLICE_217 exceeds
      2.251ns delay constraint less
      1.124ns skew and
      0.249ns CE_SET requirement (totaling 0.878ns) by 3.104ns

 Physical Path Details:

      Data path SLICE_646 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q0 SLICE_646 (from clk_DB)
ROUTE        14     1.338     R17C28B.Q0 to     R16C27C.C1 button_signal_DEBUG_UART
CTOF_DEL    ---     0.452     R16C27C.C1 to     R16C27C.F1 SLICE_653
ROUTE         1     1.783     R16C27C.F1 to     R10C24B.CE FIFO_UART_info/clk_LM_enable_2 (to clk_LM)
                  --------
                    3.982   (21.6% logic, 78.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     2.395     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    6.258   (26.8% logic, 73.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.308     R14C24C.Q0 to    R10C24B.CLK clk_LM
                  --------
                    5.134   (32.6% logic, 67.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.364ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               3.512ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      3.512ns physical path delay FIFO_UART_info/SLICE_286 to SLICE_217 exceeds
      2.251ns delay constraint less
      0.854ns skew and
      0.249ns CE_SET requirement (totaling 1.148ns) by 2.364ns

 Physical Path Details:

      Data path FIFO_UART_info/SLICE_286 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C27B.CLK to     R16C27B.Q0 FIFO_UART_info/SLICE_286 (from clk_UART)
ROUTE         2     0.868     R16C27B.Q0 to     R16C27C.A1 FIFO_UART_info/w_empty_reg
CTOF_DEL    ---     0.452     R16C27C.A1 to     R16C27C.F1 SLICE_653
ROUTE         1     1.783     R16C27C.F1 to     R10C24B.CE FIFO_UART_info/clk_LM_enable_2 (to clk_LM)
                  --------
                    3.512   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_info/SLICE_286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R16C27B.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.308     R14C24C.Q0 to    R10C24B.CLK clk_LM
                  --------
                    5.134   (32.6% logic, 67.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.683ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_error/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_error/r_empty_reg_23  (to clk_LM +)

   Delay:               3.210ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      3.210ns physical path delay SLICE_281 to SLICE_225 exceeds
      2.251ns delay constraint less
      0.475ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 1.683ns

 Physical Path Details:

      Data path SLICE_281 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C27B.CLK to     R14C27B.Q0 SLICE_281 (from clk_UART)
ROUTE         2     0.551     R14C27B.Q0 to     R14C27D.D0 FIFO_UART_error/w_empty_reg
CTOF_DEL    ---     0.452     R14C27D.D0 to     R14C27D.F0 SLICE_647
ROUTE         1     1.798     R14C27D.F0 to     R10C23A.CE FIFO_UART_error/clk_LM_enable_1 (to clk_LM)
                  --------
                    3.210   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.162     R23C26A.Q0 to    R14C27B.CLK clk_UART
                  --------
                    5.988   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.687     R14C24C.Q0 to    R10C23A.CLK clk_LM
                  --------
                    5.513   (30.4% logic, 69.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               3.855ns  (22.3% logic, 77.7% route), 2 logic levels.

 Constraint Details:

      3.855ns physical path delay uart/UART_STATE/SLICE_318 to SLICE_596 exceeds
      2.251ns delay constraint less
     -1.487ns skew and
      0.249ns CE_SET requirement (totaling 3.489ns) by 0.366ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_318 to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R25C27C.CLK to     R25C27C.Q0 uart/UART_STATE/SLICE_318 (from clk_UART)
ROUTE         7     2.129     R25C27C.Q0 to     R16C27C.B0 UART_valid_out
CTOF_DEL    ---     0.452     R16C27C.B0 to     R16C27C.F0 SLICE_653
ROUTE         1     0.865     R16C27C.F0 to     R19C27D.CE FIFO_UART_CM/clk_LM_enable_4 (to clk_LM)
                  --------
                    3.855   (22.3% logic, 77.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     2.197     R23C26A.Q0 to    R25C27C.CLK clk_UART
                  --------
                    6.023   (27.8% logic, 72.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     3.684     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    7.510   (22.3% logic, 77.7% route), 2 logic levels.

Warning:  11.063MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;
            20 items scored, 12 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.209ns (weighted slack = -93.811ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/c_ready_reg_118  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               5.623ns  (23.4% logic, 76.6% route), 3 logic levels.

 Constraint Details:

      5.623ns physical path delay SLICE_424 to cm/configCM/SLICE_435 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.487ns skew and
      0.150ns DIN_SET requirement (totaling 2.414ns) by 3.209ns

 Physical Path Details:

      Data path SLICE_424 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C25C.CLK to      R2C25C.Q0 SLICE_424 (from clk_c)
ROUTE         1     2.662      R2C25C.Q0 to     R17C28C.B0 cm/c_ready_Assign
CTOF_DEL    ---     0.452     R17C28C.B0 to     R17C28C.F0 cm/SLICE_350
ROUTE         3     1.648     R17C28C.F0 to     R17C31C.B0 cm/c_addr_3__N_471
CTOF_DEL    ---     0.452     R17C31C.B0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    5.623   (23.4% logic, 76.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to     R2C25C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.917     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.941   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.683ns (weighted slack = -49.200ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               4.097ns  (32.0% logic, 68.0% route), 3 logic levels.

 Constraint Details:

      4.097ns physical path delay SLICE_159 to cm/configCM/SLICE_435 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.487ns skew and
      0.150ns DIN_SET requirement (totaling 2.414ns) by 1.683ns

 Physical Path Details:

      Data path SLICE_159 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C25C.CLK to     R18C25C.Q0 SLICE_159 (from clk_c)
ROUTE         3     1.136     R18C25C.Q0 to     R17C28C.C0 Load_config
CTOF_DEL    ---     0.452     R17C28C.C0 to     R17C28C.F0 cm/SLICE_350
ROUTE         3     1.648     R17C28C.F0 to     R17C31C.B0 cm/c_addr_3__N_471
CTOF_DEL    ---     0.452     R17C31C.B0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    4.097   (32.0% logic, 68.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C25C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.917     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.941   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 0.841ns (weighted slack = -24.586ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.900ns  (29.7% logic, 70.3% route), 2 logic levels.

 Constraint Details:

      2.900ns physical path delay cm/configCM/SLICE_582 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.132ns skew and
      0.150ns DIN_SET requirement (totaling 2.059ns) by 0.841ns

 Physical Path Details:

      Data path cm/configCM/SLICE_582 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C34A.CLK to     R17C34A.Q0 cm/configCM/SLICE_582 (from clk_c)
ROUTE        13     2.039     R17C34A.Q0 to     R18C31B.A0 cm/configCM/State_reg_2
CTOF_DEL    ---     0.452     R18C31B.A0 to     R18C31B.F0 cm/configCM/SLICE_434
ROUTE         1     0.000     R18C31B.F0 to    R18C31B.DI0 cm/configCM/n3783 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.900   (29.7% logic, 70.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C34A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.731ns (weighted slack = -21.370ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.790ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      2.790ns physical path delay cm/configCM/SLICE_582 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.132ns skew and
      0.150ns DIN_SET requirement (totaling 2.059ns) by 0.731ns

 Physical Path Details:

      Data path cm/configCM/SLICE_582 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C34A.CLK to     R17C34A.Q0 cm/configCM/SLICE_582 (from clk_c)
ROUTE        13     1.720     R17C34A.Q0 to     R18C31D.B0 cm/configCM/State_reg_2
CTOOFX_DEL  ---     0.661     R18C31D.B0 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.790   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C34A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.731ns (weighted slack = -21.370ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.790ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      2.790ns physical path delay cm/configCM/SLICE_582 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.132ns skew and
      0.150ns DIN_SET requirement (totaling 2.059ns) by 0.731ns

 Physical Path Details:

      Data path cm/configCM/SLICE_582 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C34A.CLK to     R17C34A.Q0 cm/configCM/SLICE_582 (from clk_c)
ROUTE        13     1.720     R17C34A.Q0 to     R18C31D.B1 cm/configCM/State_reg_2
CTOOFX_DEL  ---     0.661     R18C31D.B1 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.790   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C34A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.429ns (weighted slack = -12.541ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.390ns  (36.0% logic, 64.0% route), 2 logic levels.

 Constraint Details:

      2.390ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.132ns skew and
      0.248ns LSR_SET requirement (totaling 1.961ns) by 0.429ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606 (from clk_c)
ROUTE        13     0.959     R18C32A.Q1 to     R18C31A.D0 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C31A.D0 to     R18C31A.F0 cm/configCM/SLICE_650
ROUTE         1     0.570     R18C31A.F0 to    R18C31B.LSR cm/configCM/n4055 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.390   (36.0% logic, 64.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.179ns (weighted slack = -5.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.140ns  (40.2% logic, 59.8% route), 2 logic levels.

 Constraint Details:

      2.140ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.132ns skew and
      0.248ns LSR_SET requirement (totaling 1.961ns) by 0.179ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606 (from clk_c)
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C0 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C0 to     R18C31A.F0 cm/configCM/SLICE_650
ROUTE         1     0.570     R18C31A.F0 to    R18C31B.LSR cm/configCM/n4055 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.140   (40.2% logic, 59.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 2.788ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/r_empty_reg_23  (from clk_LM +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.965ns  (29.0% logic, 71.0% route), 2 logic levels.

 Constraint Details:

      2.965ns physical path delay SLICE_596 to cm/configCM/SLICE_434 exceeds
      2.251ns delay constraint less
      1.924ns skew and
      0.150ns DIN_SET requirement (totaling 0.177ns) by 2.788ns

 Physical Path Details:

      Data path SLICE_596 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C27D.CLK to     R19C27D.Q0 SLICE_596 (from clk_LM)
ROUTE         4     2.104     R19C27D.Q0 to     R18C31B.B0 UART_out_CM_data_empty
CTOF_DEL    ---     0.452     R18C31B.B0 to     R18C31B.F0 cm/configCM/SLICE_434
ROUTE         1     0.000     R18C31B.F0 to    R18C31B.DI0 cm/configCM/n3783 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.965   (29.0% logic, 71.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     3.684     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    7.510   (22.3% logic, 77.7% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 2.787ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/r_empty_reg_23  (from clk_LM +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               2.964ns  (36.1% logic, 63.9% route), 2 logic levels.

 Constraint Details:

      2.964ns physical path delay SLICE_596 to cm/configCM/SLICE_433 exceeds
      2.251ns delay constraint less
      1.924ns skew and
      0.150ns DIN_SET requirement (totaling 0.177ns) by 2.787ns

 Physical Path Details:

      Data path SLICE_596 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C27D.CLK to     R19C27D.Q0 SLICE_596 (from clk_LM)
ROUTE         4     1.894     R19C27D.Q0 to     R18C31D.C0 UART_out_CM_data_empty
CTOOFX_DEL  ---     0.661     R18C31D.C0 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    2.964   (36.1% logic, 63.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.151       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.409    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     3.684     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    7.510   (22.3% logic, 77.7% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.562     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.586   (38.1% logic, 61.9% route), 3 logic levels.


Error: The following path exceeds requirements by 2.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (from clk_VGA +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               4.818ns  (36.6% logic, 63.4% route), 4 logic levels.

 Constraint Details:

      4.818ns physical path delay SLICE_341 to cm/configCM/SLICE_435 exceeds
      2.251ns delay constraint less
     -0.108ns skew and
      0.150ns DIN_SET requirement (totaling 2.209ns) by 2.609ns

 Physical Path Details:

      Data path SLICE_341 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28A.CLK to     R17C28A.Q0 SLICE_341 (from clk_VGA)
ROUTE         2     0.861     R17C28A.Q0 to     R17C28C.A1 c_UART_ready
CTOF_DEL    ---     0.452     R17C28C.A1 to     R17C28C.F1 cm/SLICE_350
ROUTE         1     0.544     R17C28C.F1 to     R17C28C.D0 cm/n5
CTOF_DEL    ---     0.452     R17C28C.D0 to     R17C28C.F0 cm/SLICE_350
ROUTE         3     1.648     R17C28C.F0 to     R17C31C.B0 cm/c_addr_3__N_471
CTOF_DEL    ---     0.452     R17C31C.B0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    4.818   (36.6% logic, 63.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.409    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.970     R17C29B.Q0 to    R17C28A.CLK clk_VGA
                  --------
                    5.833   (28.7% logic, 71.3% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.409    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606
ROUTE        14     0.709     R18C32A.Q0 to     R18C31A.C1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C31A.C1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.917     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    5.941   (35.8% logic, 64.2% route), 3 logic levels.

Warning:  10.410MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;
            6 items scored, 5 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.112ns (weighted slack = -61.742ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               4.036ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      4.036ns physical path delay cm/configCM/SLICE_344 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.648ns LSRREC_SET requirement (totaling 1.924ns) by 2.112ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     1.756     R16C33B.Q1 to     R18C28D.A0 c_addr_2
CTOF_DEL    ---     0.452     R18C28D.A0 to     R18C28D.F0 SLICE_655
ROUTE         1     1.419     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    4.036   (21.3% logic, 78.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.759ns (weighted slack = -51.422ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               3.683ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      3.683ns physical path delay cm/configCM/SLICE_345 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.648ns LSRREC_SET requirement (totaling 1.924ns) by 1.759ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     1.403     R16C34D.Q0 to     R18C28D.B0 c_addr_3
CTOF_DEL    ---     0.452     R18C28D.B0 to     R18C28D.F0 SLICE_655
ROUTE         1     1.419     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    3.683   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.681ns (weighted slack = -49.142ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               3.605ns  (23.9% logic, 76.1% route), 2 logic levels.

 Constraint Details:

      3.605ns physical path delay SLICE_159 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.648ns LSRREC_SET requirement (totaling 1.924ns) by 1.681ns

 Physical Path Details:

      Data path SLICE_159 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C25C.CLK to     R18C25C.Q0 SLICE_159 (from clk_c)
ROUTE         3     1.325     R18C25C.Q0 to     R18C28D.C0 Load_config
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 SLICE_655
ROUTE         1     1.419     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    3.605   (23.9% logic, 76.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C25C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.327ns (weighted slack = -38.793ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               3.251ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.251ns physical path delay cm/SLICE_350 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.648ns LSRREC_SET requirement (totaling 1.924ns) by 1.327ns

 Physical Path Details:

      Data path cm/SLICE_350 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.971     R17C28C.Q0 to     R18C28D.D0 c_valid
CTOF_DEL    ---     0.452     R18C28D.D0 to     R18C28D.F0 SLICE_655
ROUTE         1     1.419     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    3.251   (26.5% logic, 73.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.


Error: The following path exceeds requirements by 0.488ns (weighted slack = -14.266ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               2.910ns  (29.6% logic, 70.4% route), 2 logic levels.

 Constraint Details:

      2.910ns physical path delay cm/configCM/SLICE_346 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.150ns DIN_SET requirement (totaling 2.422ns) by 0.488ns

 Physical Path Details:

      Data path cm/configCM/SLICE_346 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346 (from clk_c)
ROUTE        64     2.020     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.452     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.029     R19C30A.F0 to    R19C30A.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    2.910   (29.6% logic, 70.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R18C35A.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.467ns (weighted slack = 13.652ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               1.955ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      1.955ns physical path delay cm/configCM/SLICE_347 to SLICE_534 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -2.495ns skew and
      0.150ns DIN_SET requirement (totaling 2.422ns) by 0.467ns

 Physical Path Details:

      Data path cm/configCM/SLICE_347 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347 (from clk_c)
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.029     R19C30A.F0 to    R19C30A.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    1.955   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R17C33B.CLK clk_c
REG_DEL     ---     0.409    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347
ROUTE        75     1.065     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.452     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.569     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    5.949   (35.8% logic, 64.2% route), 3 logic levels.

Warning:  15.627MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_970" 444.247000 MHz ;
            350 items scored, 114 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.185ns (weighted slack = -34.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i8  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.487ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.487ns physical path delay cm/configCM/SLICE_344 to SLICE_515 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.185ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     3.012     R23C26C.F1 to     R12C22C.C0 n8865
CTOF_DEL    ---     0.452     R12C22C.C0 to     R12C22C.F0 SLICE_515
ROUTE         1     0.000     R12C22C.F0 to    R12C22C.DI0 vga/config1/H_Count_Max_nxt_11__N_1025 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.487   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.185ns (weighted slack = -34.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i6  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.487ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.487ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_520 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.185ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     3.012     R23C26C.F1 to     R12C22D.C1 n8865
CTOF_DEL    ---     0.452     R12C22D.C1 to     R12C22D.F1 vga/config1/SLICE_520
ROUTE         1     0.000     R12C22D.F1 to    R12C22D.DI1 vga/config1/H_Left_Margin_nxt_8__N_963 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.487   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.185ns (weighted slack = -34.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i11  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.487ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.487ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_516 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.185ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     3.012     R23C26C.F1 to     R12C22A.C1 n8865
CTOF_DEL    ---     0.452     R12C22A.C1 to     R12C22A.F1 vga/config1/SLICE_516
ROUTE         1     0.000     R12C22A.F1 to    R12C22A.DI1 vga/config1/H_Count_Max_nxt_11__N_1021 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.487   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22A.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.185ns (weighted slack = -34.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i5  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.487ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.487ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_520 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.185ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     3.012     R23C26C.F1 to     R12C22D.C0 n8865
CTOF_DEL    ---     0.452     R12C22D.C0 to     R12C22D.F0 vga/config1/SLICE_520
ROUTE         1     0.000     R12C22D.F0 to    R12C22D.DI0 vga/config1/H_Left_Margin_nxt_8__N_964 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.487   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.185ns (weighted slack = -34.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i10  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.487ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      7.487ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_516 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.185ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     3.012     R23C26C.F1 to     R12C22A.C0 n8865
CTOF_DEL    ---     0.452     R12C22A.C0 to     R12C22A.F0 vga/config1/SLICE_516
ROUTE         1     0.000     R12C22A.F0 to    R12C22A.DI0 vga/config1/H_Count_Max_nxt_11__N_1022 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.487   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C22A.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.172ns (weighted slack = -34.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i4  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.474ns  (17.6% logic, 82.4% route), 3 logic levels.

 Constraint Details:

      7.474ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.172ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     2.999     R23C26C.F1 to     R12C23D.C1 n8865
CTOF_DEL    ---     0.452     R12C23D.C1 to     R12C23D.F1 vga/config1/SLICE_519
ROUTE         1     0.000     R12C23D.F1 to    R12C23D.DI1 vga/config1/H_Left_Margin_nxt_8__N_965 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.474   (17.6% logic, 82.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C23D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.172ns (weighted slack = -34.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_nxt_10__I_0_i6  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.474ns  (17.6% logic, 82.4% route), 3 logic levels.

 Constraint Details:

      7.474ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_526 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.172ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     2.999     R23C26C.F1 to      R9C25C.C0 n8865
CTOF_DEL    ---     0.452      R9C25C.C0 to      R9C25C.F0 vga/config1/SLICE_526
ROUTE         1     0.000      R9C25C.F0 to     R9C25C.DI0 vga/config1/H_Right_Margin_nxt_10__N_988 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.474   (17.6% logic, 82.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to     R9C25C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.172ns (weighted slack = -34.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i8  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.474ns  (17.6% logic, 82.4% route), 3 logic levels.

 Constraint Details:

      7.474ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_521 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.172ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     2.999     R23C26C.F1 to     R12C23A.C1 n8865
CTOF_DEL    ---     0.452     R12C23A.C1 to     R12C23A.F1 vga/config1/SLICE_521
ROUTE         1     0.000     R12C23A.F1 to    R12C23A.DI1 vga/config1/H_Left_Margin_nxt_8__N_959 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.474   (17.6% logic, 82.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to    R12C23A.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.172ns (weighted slack = -34.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_nxt_10__I_0_i5  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.474ns  (17.6% logic, 82.4% route), 3 logic levels.

 Constraint Details:

      7.474ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_525 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.172ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     2.999     R23C26C.F1 to      R9C25D.C1 n8865
CTOF_DEL    ---     0.452      R9C25D.C1 to      R9C25D.F1 vga/config1/SLICE_525
ROUTE         1     0.000      R9C25D.F1 to     R9C25D.DI1 vga/config1/H_Right_Margin_nxt_10__N_989 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.474   (17.6% logic, 82.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to     R9C25D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.172ns (weighted slack = -34.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i3  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               7.474ns  (17.6% logic, 82.4% route), 3 logic levels.

 Constraint Details:

      7.474ns physical path delay cm/configCM/SLICE_344 to vga/config1/SLICE_530 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.077ns delay constraint less
     -6.375ns skew and
      0.150ns DIN_SET requirement (totaling 6.302ns) by 1.172ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to vga/config1/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     3.162     R16C33B.Q1 to     R23C26C.B1 c_addr_2
CTOF_DEL    ---     0.452     R23C26C.B1 to     R23C26C.F1 vga/config1/SLICE_549
ROUTE        63     2.999     R23C26C.F1 to      R9C25B.C1 n8865
CTOF_DEL    ---     0.452      R9C25B.C1 to      R9C25B.F1 vga/config1/SLICE_530
ROUTE         1     0.000      R9C25B.F1 to     R9C25B.DI1 vga/config1/H_Sync_Pulse_nxt_7__N_1009 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    7.474   (17.6% logic, 82.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    3.454   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.266         T9.PAD to       T9.PADDI clk
ROUTE       283     2.188       T9.PADDI to    R16C34D.CLK clk_c
REG_DEL     ---     0.409    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345
ROUTE        11     2.532     R16C34D.Q0 to      R2C25C.C1 c_addr_3
CTOF_DEL    ---     0.452      R2C25C.C1 to      R2C25C.F1 SLICE_424
ROUTE        41     2.982      R2C25C.F1 to     R9C25B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    9.829   (21.6% logic, 78.4% route), 3 logic levels.

Warning:  27.105MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_DB" 444.247000 MHz ; |  444.247 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "clk_VGA" 444.247000 MHz  |             |             |
;                                       |  444.247 MHz|   19.185 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_UART" 444.247000 MHz |             |             |
;                                       |  444.247 MHz|   12.291 MHz|   3 *
                                        |             |             |
FREQUENCY NET "clk_c" 178.923000 MHz ;  |  178.923 MHz|   11.011 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk_LM" 444.247000 MHz ; |  444.247 MHz|   11.063 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"cm/configCM/State_nxt_2__N_489"        |             |             |
444.247000 MHz ;                        |  444.247 MHz|   10.410 MHz|   3 *
                                        |             |             |
FREQUENCY NET "c_data_1_derived_1"      |             |             |
444.247000 MHz ;                        |  444.247 MHz|   15.627 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"vga/config1/H_Left_Margin_nxt_8__N_970"|             |             |
 444.247000 MHz ;                       |  444.247 MHz|   27.105 MHz|   3 *
                                        |             |             |
----------------------------------------------------------------------------


7 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n1947                                   |      32|    2899|     67.45%
                                        |        |        |
n7428                                   |       1|    2875|     66.89%
                                        |        |        |
n7427                                   |       1|    2518|     58.59%
                                        |        |        |
cd/CNT_UART/n7388                       |       1|    2193|     51.02%
                                        |        |        |
cd/CNT_UART/n7389                       |       1|    2116|     49.23%
                                        |        |        |
n7426                                   |       1|    2112|     49.14%
                                        |        |        |
cd/CNT_UART/n7387                       |       1|    2078|     48.35%
                                        |        |        |
cd/CNT_UART/n7390                       |       1|    2030|     47.23%
                                        |        |        |
counter_23_N_180_14                     |      42|    1962|     45.65%
                                        |        |        |
n7425                                   |       1|    1684|     39.18%
                                        |        |        |
cd/CNT_UART/n7386                       |       1|    1572|     36.58%
                                        |        |        |
n8813                                   |       2|    1381|     32.13%
                                        |        |        |
n7424                                   |       1|    1186|     27.59%
                                        |        |        |
n8812                                   |       5|    1017|     23.66%
                                        |        |        |
cd/CNT_UART/n7385                       |       1|     967|     22.50%
                                        |        |        |
clk_c_enable_222                        |       4|     949|     22.08%
                                        |        |        |
n7423                                   |       1|     869|     20.22%
                                        |        |        |
counter_31__N_87                        |      37|     652|     15.17%
                                        |        |        |
cd/CNT_VGA/n7521                        |       1|     651|     15.15%
                                        |        |        |
n7422                                   |       1|     645|     15.01%
                                        |        |        |
n8804                                   |       5|     644|     14.98%
                                        |        |        |
cd/CNT_VGA/n7520                        |       1|     640|     14.89%
                                        |        |        |
cd/CNT_VGA/n7519                        |       1|     624|     14.52%
                                        |        |        |
cd/CNT_VGA/n4                           |      29|     605|     14.08%
                                        |        |        |
cd/CNT_VGA/n7518                        |       1|     603|     14.03%
                                        |        |        |
cd/CNT_VGA/n7517                        |       1|     580|     13.49%
                                        |        |        |
cd/CNT_VGA/n7516                        |       1|     555|     12.91%
                                        |        |        |
cd/CNT_VGA/n7515                        |       1|     523|     12.17%
                                        |        |        |
cd/CNT_VGA/n7514                        |       1|     484|     11.26%
                                        |        |        |
clk_c_enable_208                        |       2|     467|     10.87%
                                        |        |        |
clk_c_enable_224                        |       6|     462|     10.75%
                                        |        |        |
cd/CNT_VGA/n7513                        |       1|     442|     10.28%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_970   Source: SLICE_424.F1   Loads: 41
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_970" 444.247000 MHz ;   Transfers: 81

Clock Domain: cm/configCM/State_nxt_2__N_489   Source: cm/configCM/SLICE_650.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 6

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_LM   Source: SLICE_382.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_c   Source: clk.PAD   Loads: 283
   Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;

   Data transfers from:
   Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_970   Source: SLICE_424.F1
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 76

   Clock Domain: cm/configCM/State_nxt_2__N_489   Source: cm/configCM/SLICE_650.F1
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 5

   Clock Domain: clk_UART   Source: SLICE_383.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 9

   Clock Domain: clk_LM   Source: SLICE_382.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 4

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 8

   Clock Domain: c_data_1_derived_1   Source: SLICE_534.F0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 1

   Clock Domain: HSYNC_c   Source: SLICE_287.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 13

Clock Domain: clk_VGA   Source: SLICE_384.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 9

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_UART   Source: SLICE_383.Q0   Loads: 18
   Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 18

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_LM   Source: SLICE_382.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_UART   Source: SLICE_383.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 5

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_DB   Source: SLICE_381.Q0   Loads: 12
   Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;   Transfers: 4

Clock Domain: c_data_1_derived_1   Source: SLICE_534.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;   Transfers: 6

Clock Domain: HSYNC_c   Source: SLICE_287.Q0   Loads: 16
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4298  Score: 53487573
Cumulative negative slack: 53487573

Constraints cover 36484 paths, 69 nets, and 3620 connections (93.98% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Mon Jun 17 23:27:10 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_DB" 444.247000 MHz ;
            8 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1300__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               0.392ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay db/DB_HS/SLICE_454 to SLICE_641 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.122ns skew requirement (totaling 1.098ns) by 0.706ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_454 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C29A.CLK to     R20C29A.Q0 db/DB_HS/SLICE_454 (from clk_c)
ROUTE         3     0.259     R20C29A.Q0 to     R19C29A.CE ctr_ff_1_adj_1155 (to clk_DB)
                  --------
                    0.392   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_454:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R20C29A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.968     R18C29B.Q0 to    R19C29A.CLK clk_DB
                  --------
                    2.571   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1280__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               0.474ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.474ns physical path delay db/DB_DF_UART/SLICE_452 to SLICE_646 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.122ns skew requirement (totaling 1.098ns) by 0.624ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_452 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C29C.CLK to     R19C29C.Q0 db/DB_DF_UART/SLICE_452 (from clk_c)
ROUTE         3     0.341     R19C29C.Q0 to     R17C28B.CE ctr_ff_1_adj_1148 (to clk_DB)
                  --------
                    0.474   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R19C29C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.968     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    2.571   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.499ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1282__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay db/DB_DF_VGA/SLICE_453 to SLICE_591 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.806ns skew requirement (totaling 0.782ns) by 0.499ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_453 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C28A.CLK to     R20C28A.Q0 db/DB_DF_VGA/SLICE_453 (from clk_c)
ROUTE         3     0.150     R20C28A.Q0 to     R20C28D.CE ctr_ff_1_adj_1150 (to clk_DB)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R20C28A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.652     R18C29B.Q0 to    R20C28D.CLK clk_DB
                  --------
                    2.255   (28.0% logic, 72.0% route), 2 logic levels.


Error: The following path exceeds requirements by 0.457ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/ctr_ff_1278__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               0.500ns  (26.6% logic, 73.4% route), 1 logic levels.

 Constraint Details:

      0.500ns physical path delay db/DB_VS/SLICE_451 to SLICE_643 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.981ns skew requirement (totaling 0.957ns) by 0.457ns

 Physical Path Details:

      Data path db/DB_VS/SLICE_451 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C29D.CLK to     R18C29D.Q0 db/DB_VS/SLICE_451 (from clk_c)
ROUTE         3     0.367     R18C29D.Q0 to     R19C28C.CE ctr_ff_1 (to clk_DB)
                  --------
                    0.500   (26.6% logic, 73.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_VS/SLICE_451:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.827     R18C29B.Q0 to    R19C28C.CLK clk_DB
                  --------
                    2.430   (26.0% logic, 74.0% route), 2 logic levels.


Error: The following path exceeds requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               0.478ns  (27.8% logic, 72.2% route), 1 logic levels.

 Constraint Details:

      0.478ns physical path delay SLICE_590 to SLICE_641 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.758ns skew requirement (totaling 0.739ns) by 0.261ns

 Physical Path Details:

      Data path SLICE_590 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C29C.CLK to     R18C29C.Q0 SLICE_590 (from clk_DB)
ROUTE         3     0.345     R18C29C.Q0 to     R19C29A.M0 button_ff_adj_1156 (to clk_DB)
                  --------
                    0.478   (27.8% logic, 72.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.210     R18C29B.Q0 to    R18C29C.CLK clk_DB
                  --------
                    0.210   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_641:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.968     R18C29B.Q0 to    R19C29A.CLK clk_DB
                  --------
                    0.968   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               0.485ns  (27.4% logic, 72.6% route), 1 logic levels.

 Constraint Details:

      0.485ns physical path delay SLICE_590 to SLICE_643 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.617ns skew requirement (totaling 0.598ns) by 0.113ns

 Physical Path Details:

      Data path SLICE_590 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C29C.CLK to     R18C29C.Q1 SLICE_590 (from clk_DB)
ROUTE         3     0.352     R18C29C.Q1 to     R19C28C.M0 button_ff (to clk_DB)
                  --------
                    0.485   (27.4% logic, 72.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.210     R18C29B.Q0 to    R18C29C.CLK clk_DB
                  --------
                    0.210   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.827     R18C29B.Q0 to    R19C28C.CLK clk_DB
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_648 to SLICE_646 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.141ns skew requirement (totaling 0.122ns) by 0.167ns

 Physical Path Details:

      Data path SLICE_648 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28B.CLK to     R19C28B.Q0 SLICE_648 (from clk_DB)
ROUTE         3     0.156     R19C28B.Q0 to     R17C28B.M0 button_ff_adj_1149 (to clk_DB)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.827     R18C29B.Q0 to    R19C28B.CLK clk_DB
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.968     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    0.968   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               0.401ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_648 to SLICE_591 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.175ns skew requirement (totaling -0.194ns) by 0.595ns

 Physical Path Details:

      Data path SLICE_648 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C28B.CLK to     R19C28B.Q1 SLICE_648 (from clk_DB)
ROUTE         3     0.268     R19C28B.Q1 to     R20C28D.M0 button_ff_adj_1151 (to clk_DB)
                  --------
                    0.401   (33.2% logic, 66.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_381 to SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.827     R18C29B.Q0 to    R19C28B.CLK clk_DB
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_381 to SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.652     R18C29B.Q0 to    R20C28D.CLK clk_DB
                  --------
                    0.652   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_VGA" 444.247000 MHz ;
            29 items scored, 19 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.589ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay cm/SLICE_350 to SLICE_341 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.926ns skew requirement (totaling 0.869ns) by 0.589ns

 Physical Path Details:

      Data path cm/SLICE_350 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.147     R17C28C.Q0 to    R17C28A.LSR c_valid (to clk_VGA)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.772     R17C29B.Q0 to    R17C28A.CLK clk_VGA
                  --------
                    2.375   (26.6% logic, 73.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               0.869ns  (26.9% logic, 73.1% route), 2 logic levels.

 Constraint Details:

      0.869ns physical path delay cm/SLICE_350 to uart/SLICE_636 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.444ns skew requirement (totaling 1.420ns) by 0.551ns

 Physical Path Details:

      Data path cm/SLICE_350 to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.237     R17C28C.Q0 to     R19C28D.B0 c_valid
CTOF_DEL    ---     0.101     R19C28D.B0 to     R19C28D.F0 uart/UART_CONFIG/SLICE_626
ROUTE         1     0.398     R19C28D.F0 to     R23C28D.CE uart/UART_CONFIG/clk_VGA_enable_1 (to clk_VGA)
                  --------
                    0.869   (26.9% logic, 73.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.290     R17C29B.Q0 to    R23C28D.CLK clk_VGA
                  --------
                    2.893   (21.8% logic, 78.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay cm/SLICE_350 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.936ns skew requirement (totaling 0.923ns) by 0.541ns

 Physical Path Details:

      Data path cm/SLICE_350 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.148     R17C28C.Q0 to     R18C28B.D0 c_valid
CTOF_DEL    ---     0.101     R18C28B.D0 to     R18C28B.F0 SLICE_342
ROUTE         1     0.000     R18C28B.F0 to    R18C28B.DI0 n4925 (to clk_VGA)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.782     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    2.385   (26.5% logic, 73.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/c_ready_reg_22  (to clk_VGA +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay cm/SLICE_350 to SLICE_349 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.936ns skew requirement (totaling 0.879ns) by 0.471ns

 Physical Path Details:

      Data path cm/SLICE_350 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.275     R17C28C.Q0 to    R18C28C.LSR c_valid (to clk_VGA)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.782     R17C29B.Q0 to    R18C28C.CLK clk_VGA
                  --------
                    2.385   (26.5% logic, 73.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.398ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/c_ready_reg_22  (to clk_VGA +)

   Delay:               0.525ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      0.525ns physical path delay cm/configCM/SLICE_345 to SLICE_349 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.936ns skew requirement (totaling 0.923ns) by 0.398ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     0.291     R16C34D.Q0 to     R18C28C.C0 c_addr_3
CTOF_DEL    ---     0.101     R18C28C.C0 to     R18C28C.F0 SLICE_349
ROUTE         1     0.000     R18C28C.F0 to    R18C28C.DI0 uart/UART_CONFIG/c_ready_next_N_347 (to clk_VGA)
                  --------
                    0.525   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.782     R17C29B.Q0 to    R18C28C.CLK clk_VGA
                  --------
                    2.385   (26.5% logic, 73.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.597ns  (39.2% logic, 60.8% route), 2 logic levels.

 Constraint Details:

      0.597ns physical path delay cm/configCM/SLICE_343 to SLICE_341 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.926ns skew requirement (totaling 0.913ns) by 0.316ns

 Physical Path Details:

      Data path cm/configCM/SLICE_343 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34B.CLK to     R17C34B.Q0 cm/configCM/SLICE_343 (from clk_c)
ROUTE        11     0.359     R17C34B.Q0 to     R17C28A.C0 c_addr_0
CTOF_DEL    ---     0.101     R17C28A.C0 to     R17C28A.F0 SLICE_341
ROUTE         6     0.004     R17C28A.F0 to    R17C28A.DI0 n8831 (to clk_VGA)
                  --------
                    0.597   (39.2% logic, 60.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C34B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.772     R17C29B.Q0 to    R17C28A.CLK clk_VGA
                  --------
                    2.375   (26.6% logic, 73.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               1.104ns  (21.2% logic, 78.8% route), 2 logic levels.

 Constraint Details:

      1.104ns physical path delay cm/configCM/SLICE_343 to uart/SLICE_636 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.444ns skew requirement (totaling 1.420ns) by 0.316ns

 Physical Path Details:

      Data path cm/configCM/SLICE_343 to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34B.CLK to     R17C34B.Q0 cm/configCM/SLICE_343 (from clk_c)
ROUTE        11     0.472     R17C34B.Q0 to     R19C28D.D0 c_addr_0
CTOF_DEL    ---     0.101     R19C28D.D0 to     R19C28D.F0 uart/UART_CONFIG/SLICE_626
ROUTE         1     0.398     R19C28D.F0 to     R23C28D.CE uart/UART_CONFIG/clk_VGA_enable_1 (to clk_VGA)
                  --------
                    1.104   (21.2% logic, 78.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C34B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     1.290     R17C29B.Q0 to    R23C28D.CLK clk_VGA
                  --------
                    2.893   (21.8% logic, 78.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.603ns  (38.8% logic, 61.2% route), 2 logic levels.

 Constraint Details:

      0.603ns physical path delay cm/configCM/SLICE_345 to SLICE_341 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.926ns skew requirement (totaling 0.913ns) by 0.310ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     0.365     R16C34D.Q0 to     R17C28A.A0 c_addr_3
CTOF_DEL    ---     0.101     R17C28A.A0 to     R17C28A.F0 SLICE_341
ROUTE         6     0.004     R17C28A.F0 to    R17C28A.DI0 n8831 (to clk_VGA)
                  --------
                    0.603   (38.8% logic, 61.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.772     R17C29B.Q0 to    R17C28A.CLK clk_VGA
                  --------
                    2.375   (26.6% logic, 73.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.634ns  (36.9% logic, 63.1% route), 2 logic levels.

 Constraint Details:

      0.634ns physical path delay cm/configCM/SLICE_344 to SLICE_341 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.926ns skew requirement (totaling 0.913ns) by 0.279ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     0.396     R16C33B.Q1 to     R17C28A.D0 c_addr_2
CTOF_DEL    ---     0.101     R17C28A.D0 to     R17C28A.F0 SLICE_341
ROUTE         6     0.004     R17C28A.F0 to    R17C28A.DI0 n8831 (to clk_VGA)
                  --------
                    0.634   (36.9% logic, 63.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.772     R17C29B.Q0 to    R17C28A.CLK clk_VGA
                  --------
                    2.375   (26.6% logic, 73.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               0.670ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.670ns physical path delay cm/configCM/SLICE_345 to SLICE_342 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.936ns skew requirement (totaling 0.879ns) by 0.209ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     0.291     R16C34D.Q0 to     R18C28C.C1 c_addr_3
CTOF_DEL    ---     0.101     R18C28C.C1 to     R18C28C.F1 SLICE_349
ROUTE         2     0.145     R18C28C.F1 to    R18C28B.LSR cd/CLOCK_DIVIDER_CONFIG/n8844 (to clk_VGA)
                  --------
                    0.670   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.782     R17C29B.Q0 to    R18C28B.CLK clk_VGA
                  --------
                    2.385   (26.5% logic, 73.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_UART" 444.247000 MHz ;
            60 items scored, 27 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay uart/SAMPLER/SLICE_475 to SLICE_485 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.752ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_475 to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29D.CLK to     R24C29D.Q0 uart/SAMPLER/SLICE_475 (from clk_c)
ROUTE         4     0.144     R24C29D.Q0 to     R24C29C.D0 uart/SAMPLER/val_reg_2
CTOF_DEL    ---     0.101     R24C29C.D0 to     R24C29C.F0 SLICE_485
ROUTE         5     0.004     R24C29C.F0 to    R24C29C.DI0 out_next_N_452 (to clk_UART)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R24C29D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R24C29C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay uart/SAMPLER/SLICE_474 to SLICE_485 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.752ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_474 to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29A.CLK to     R24C29A.Q1 uart/SAMPLER/SLICE_474 (from clk_c)
ROUTE         5     0.144     R24C29A.Q1 to     R24C29C.C0 uart/SAMPLER/val_reg_1
CTOF_DEL    ---     0.101     R24C29C.C0 to     R24C29C.F0 SLICE_485
ROUTE         5     0.004     R24C29C.F0 to    R24C29C.DI0 out_next_N_452 (to clk_UART)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R24C29A.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R24C29C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.455ns  (51.4% logic, 48.6% route), 2 logic levels.

 Constraint Details:

      0.455ns physical path delay uart/SAMPLER/SLICE_475 to SLICE_485 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.679ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_475 to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29D.CLK to     R24C29D.Q1 uart/SAMPLER/SLICE_475 (from clk_c)
ROUTE         3     0.217     R24C29D.Q1 to     R24C29C.A0 uart/SAMPLER/val_reg_3
CTOF_DEL    ---     0.101     R24C29C.A0 to     R24C29C.F0 SLICE_485
ROUTE         5     0.004     R24C29C.F0 to    R24C29C.DI0 out_next_N_452 (to clk_UART)
                  --------
                    0.455   (51.4% logic, 48.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_475:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R24C29D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R24C29C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.677ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/state_reg_FSM__i5  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/valid_error_reg_82  (to clk_UART +)

   Delay:               0.457ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay uart/UART_STATE/SLICE_481 to uart/UART_STATE/SLICE_317 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.677ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_481 to uart/UART_STATE/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C28D.CLK to     R25C28D.Q0 uart/UART_STATE/SLICE_481 (from clk_c)
ROUTE         3     0.223     R25C28D.Q0 to     R24C26C.D0 uart/UART_STATE/valid_error_next_N_412
CTOF_DEL    ---     0.101     R24C26C.D0 to     R24C26C.F0 uart/UART_STATE/SLICE_317
ROUTE         1     0.000     R24C26C.F0 to    R24C26C.DI0 uart/UART_STATE/n2331 (to clk_UART)
                  --------
                    0.457   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R25C28D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to uart/UART_STATE/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R24C26C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.429ns  (67.4% logic, 32.6% route), 2 logic levels.

 Constraint Details:

      0.429ns physical path delay uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.114ns skew requirement (totaling 1.101ns) by 0.672ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C28D.CLK to     R21C28D.Q1 uart/SAMPLER/SLICE_471 (from clk_c)
ROUTE         3     0.140     R21C28D.Q1 to     R21C28C.D1 uart/SAMPLER/nr_0_reg_3
CTOOFX_DEL  ---     0.156     R21C28C.D1 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    0.429   (67.4% logic, 32.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R21C28D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.433ns  (66.7% logic, 33.3% route), 2 logic levels.

 Constraint Details:

      0.433ns physical path delay uart/SAMPLER/SLICE_470 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.114ns skew requirement (totaling 1.101ns) by 0.668ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_470 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C28B.CLK to     R21C28B.Q1 uart/SAMPLER/SLICE_470 (from clk_c)
ROUTE         4     0.144     R21C28B.Q1 to     R21C28C.D0 uart/SAMPLER/nr_0_reg_1
CTOOFX_DEL  ---     0.156     R21C28C.D0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    0.433   (66.7% logic, 33.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R21C28B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.666ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1288__i0  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.468ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.468ns physical path delay uart/SAMPLER/SLICE_474 to SLICE_485 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.666ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_474 to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C29A.CLK to     R24C29A.Q0 uart/SAMPLER/SLICE_474 (from clk_c)
ROUTE         6     0.230     R24C29A.Q0 to     R24C29C.B0 uart/SAMPLER/val_reg_0
CTOF_DEL    ---     0.101     R24C29C.B0 to     R24C29C.F0 SLICE_485
ROUTE         5     0.004     R24C29C.F0 to    R24C29C.DI0 out_next_N_452 (to clk_UART)
                  --------
                    0.468   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R24C29A.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R24C29C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/state_reg_FSM__i4  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:               0.503ns  (46.5% logic, 53.5% route), 2 logic levels.

 Constraint Details:

      0.503ns physical path delay uart/UART_STATE/SLICE_468 to uart/UART_STATE/SLICE_318 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.147ns skew requirement (totaling 1.134ns) by 0.631ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_468 to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C28B.CLK to     R25C28B.Q0 uart/UART_STATE/SLICE_468 (from clk_c)
ROUTE        12     0.269     R25C28B.Q0 to     R25C27C.D0 n467
CTOF_DEL    ---     0.101     R25C27C.D0 to     R25C27C.F0 uart/UART_STATE/SLICE_318
ROUTE         1     0.000     R25C27C.F0 to    R25C27C.DI0 uart/UART_STATE/n7621 (to clk_UART)
                  --------
                    0.503   (46.5% logic, 53.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_468:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R25C28B.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R25C27C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.507ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.507ns physical path delay uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.114ns skew requirement (totaling 1.101ns) by 0.594ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_471 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C28D.CLK to     R21C28D.Q0 uart/SAMPLER/SLICE_471 (from clk_c)
ROUTE         4     0.218     R21C28D.Q0 to     R21C28C.A1 uart/SAMPLER/nr_0_reg_2
CTOOFX_DEL  ---     0.156     R21C28C.A1 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    0.507   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R21C28D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1287__i0  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.519ns  (55.7% logic, 44.3% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay uart/SAMPLER/SLICE_470 to uart/SAMPLER/SLICE_455 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.114ns skew requirement (totaling 1.101ns) by 0.582ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_470 to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C28B.CLK to     R21C28B.Q0 uart/SAMPLER/SLICE_470 (from clk_c)
ROUTE         5     0.230     R21C28B.Q0 to     R21C28C.B0 uart/SAMPLER/nr_0_reg_0
CTOOFX_DEL  ---     0.156     R21C28C.B0 to   R21C28C.OFX0 uart/SAMPLER/SLICE_455
ROUTE         1     0.000   R21C28C.OFX0 to    R21C28C.DI0 uart/SAMPLER/out_next_N_450 (to clk_UART)
                  --------
                    0.519   (55.7% logic, 44.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R21C28B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R21C28C.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_c" 178.923000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_error/r_data_reg_i0_i0  (from clk_c +)
   Destination:    FF         Data in        lm/UART_error/leds_reg__i0  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_638 to lm/SLICE_660 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_638 to lm/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C26C.CLK to     R14C26C.Q0 SLICE_638 (from clk_c)
ROUTE         1     0.152     R14C26C.Q0 to     R14C26A.M0 UART_error_data_0 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C26C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to lm/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C26A.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_error/r_data_reg_i0_i1  (from clk_c +)
   Destination:    FF         Data in        lm/UART_error/leds_reg__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_638 to lm/SLICE_660 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_638 to lm/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C26C.CLK to     R14C26C.Q1 SLICE_638 (from clk_c)
ROUTE         1     0.152     R14C26C.Q1 to     R14C26A.M1 UART_error_data_1 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C26C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to lm/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C26A.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_CM_error/r_data_reg_i0_i3  (from clk_c +)
   Destination:    FF         Data in        lm/CM_error/leds_reg__i3  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_647 to lm/SLICE_659 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_647 to lm/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q1 SLICE_647 (from clk_c)
ROUTE         1     0.152     R14C27D.Q1 to     R14C27C.M1 VGA_error_data_3 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C27D.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to lm/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R14C27C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/RXD_Data_reg_i6  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/c_data_reg_i6  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay cm/configCM/SLICE_599 to cm/configCM/SLICE_651 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path cm/configCM/SLICE_599 to cm/configCM/SLICE_651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C34A.CLK to     R18C34A.Q0 cm/configCM/SLICE_599 (from clk_c)
ROUTE         1     0.152     R18C34A.Q0 to     R18C34C.M1 cm/configCM/RXD_Data_reg_6 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.972       T9.PADDI to    R18C34A.CLK clk_c
                  --------
                    0.972   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.972       T9.PADDI to    R18C34C.CLK clk_c
                  --------
                    0.972   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i4  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i4  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_211 to SLICE_219 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_211 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C25A.CLK to     R10C25A.Q0 SLICE_211 (from clk_c)
ROUTE         1     0.154     R10C25A.Q0 to     R10C24A.M0 FIFO_UART_info/w_data_reg_4 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C25A.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C24A.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i2  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i2  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_214 to SLICE_220 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_214 to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24D.CLK to     R10C24D.Q0 SLICE_214 (from clk_c)
ROUTE         1     0.154     R10C24D.Q0 to     R10C23D.M0 FIFO_UART_info/w_data_reg_2 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C24D.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C23D.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i0  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i0  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_215 to SLICE_222 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24C.CLK to     R10C24C.Q0 SLICE_215 (from clk_c)
ROUTE         1     0.154     R10C24C.Q0 to     R10C23C.M0 FIFO_UART_info/w_data_reg_0 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C24C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R10C23C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i6  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/Right_UP_reg_i0_i6  (to clk_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay cm/configCM/SLICE_651 to cm/SLICE_580 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path cm/configCM/SLICE_651 to cm/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C34C.CLK to     R18C34C.Q1 cm/configCM/SLICE_651 (from clk_c)
ROUTE         4     0.155     R18C34C.Q1 to     R18C34B.M0 cm/c_data_6 (to clk_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.972       T9.PADDI to    R18C34C.CLK clk_c
                  --------
                    0.972   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.972       T9.PADDI to    R18C34B.CLK clk_c
                  --------
                    0.972   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cd/CNT_DB/counter_1276__i27  (from clk_c +)
   Destination:    FF         Data in        cd/CNT_DB/counter_1276__i27  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay cd/CNT_DB/SLICE_237 to cd/CNT_DB/SLICE_237 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path cd/CNT_DB/SLICE_237 to cd/CNT_DB/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24C.CLK to     R11C24C.Q0 cd/CNT_DB/SLICE_237 (from clk_c)
ROUTE         2     0.132     R11C24C.Q0 to     R11C24C.A0 cd/CNT_DB/counter_27
CTOF_DEL    ---     0.101     R11C24C.A0 to     R11C24C.F0 cd/CNT_DB/SLICE_237
ROUTE         1     0.000     R11C24C.F0 to    R11C24C.DI0 cd/CNT_DB/n138 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cd/CNT_DB/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R11C24C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cd/CNT_DB/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R11C24C.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cd/CNT_DB/counter_1276__i29  (from clk_c +)
   Destination:    FF         Data in        cd/CNT_DB/counter_1276__i29  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay cd/CNT_DB/SLICE_236 to cd/CNT_DB/SLICE_236 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path cd/CNT_DB/SLICE_236 to cd/CNT_DB/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24D.CLK to     R11C24D.Q0 cd/CNT_DB/SLICE_236 (from clk_c)
ROUTE         2     0.132     R11C24D.Q0 to     R11C24D.A0 cd/CNT_DB/counter_29
CTOF_DEL    ---     0.101     R11C24D.A0 to     R11C24D.F0 cd/CNT_DB/SLICE_236
ROUTE         1     0.000     R11C24D.F0 to    R11C24D.DI0 cd/CNT_DB/n136 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cd/CNT_DB/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R11C24D.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cd/CNT_DB/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       283     0.953       T9.PADDI to    R11C24D.CLK clk_c
                  --------
                    0.953   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_LM" 444.247000 MHz ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               0.683ns  (34.3% logic, 65.7% route), 2 logic levels.

 Constraint Details:

      0.683ns physical path delay FIFO_UART_CM/SLICE_279 to SLICE_596 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.492ns skew requirement (totaling 0.468ns) by 0.215ns

 Physical Path Details:

      Data path FIFO_UART_CM/SLICE_279 to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C27C.CLK to     R19C27C.Q0 FIFO_UART_CM/SLICE_279 (from clk_UART)
ROUTE         2     0.221     R19C27C.Q0 to     R16C27C.D0 FIFO_UART_CM/w_empty_reg
CTOF_DEL    ---     0.101     R16C27C.D0 to     R16C27C.F0 SLICE_653
ROUTE         1     0.228     R16C27C.F0 to     R19C27D.CE FIFO_UART_CM/clk_LM_enable_4 (to clk_LM)
                  --------
                    0.683   (34.3% logic, 65.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_CM/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R19C27C.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.471     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    3.055   (20.7% logic, 79.3% route), 2 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_CM_error/w_empty_reg_21  (from clk_VGA +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.855ns  (27.4% logic, 72.6% route), 2 logic levels.

 Constraint Details:

      0.855ns physical path delay FIFO_CM_error/SLICE_274 to SLICE_589 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.613ns skew requirement (totaling 0.589ns) by 0.266ns

 Physical Path Details:

      Data path FIFO_CM_error/SLICE_274 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29D.CLK to     R17C29D.Q0 FIFO_CM_error/SLICE_274 (from clk_VGA)
ROUTE         2     0.136     R17C29D.Q0 to     R16C29C.D0 FIFO_CM_error/w_empty_reg
CTOF_DEL    ---     0.101     R16C29C.D0 to     R16C29C.F0 SLICE_671
ROUTE         1     0.485     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    0.855   (27.4% logic, 72.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_CM_error/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C29B.CLK clk_c
REG_DEL     ---     0.154    R17C29B.CLK to     R17C29B.Q0 SLICE_384
ROUTE        10     0.199     R17C29B.Q0 to    R17C29D.CLK clk_VGA
                  --------
                    1.802   (35.0% logic, 65.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.831     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    2.415   (26.1% logic, 73.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               0.806ns  (29.0% logic, 71.0% route), 2 logic levels.

 Constraint Details:

      0.806ns physical path delay SLICE_646 to SLICE_596 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.484ns skew requirement (totaling 0.460ns) by 0.346ns

 Physical Path Details:

      Data path SLICE_646 to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q0 SLICE_646 (from clk_DB)
ROUTE        14     0.344     R17C28B.Q0 to     R16C27C.C0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.101     R16C27C.C0 to     R16C27C.F0 SLICE_653
ROUTE         1     0.228     R16C27C.F0 to     R19C27D.CE FIFO_UART_CM/clk_LM_enable_4 (to clk_LM)
                  --------
                    0.806   (29.0% logic, 71.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.968     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    2.571   (24.5% logic, 75.5% route), 2 logic levels.

      Destination Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.471     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    3.055   (20.7% logic, 79.3% route), 2 logic levels.


Passed: The following path meets requirements by 0.394ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Config_Notification_Valid_reg_152  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.336ns  (25.1% logic, 74.9% route), 3 logic levels.

 Constraint Details:

      1.336ns physical path delay cm/configCM/SLICE_249 to SLICE_589 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.966ns skew requirement (totaling 0.942ns) by 0.394ns

 Physical Path Details:

      Data path cm/configCM/SLICE_249 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C32B.CLK to     R17C32B.Q0 cm/configCM/SLICE_249 (from clk_c)
ROUTE         5     0.301     R17C32B.Q0 to     R17C29D.A0 Config_Notification_Valid
CTOF_DEL    ---     0.101     R17C29D.A0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.215     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.101     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     0.485     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    1.336   (25.1% logic, 74.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C32B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.831     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    2.415   (26.1% logic, 73.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.374ns  (24.4% logic, 75.6% route), 3 logic levels.

 Constraint Details:

      1.374ns physical path delay cm/configCM/SLICE_270 to SLICE_589 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.966ns skew requirement (totaling 0.942ns) by 0.432ns

 Physical Path Details:

      Data path cm/configCM/SLICE_270 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C31D.CLK to     R17C31D.Q0 cm/configCM/SLICE_270 (from clk_c)
ROUTE         5     0.339     R17C31D.Q0 to     R17C29D.C0 Error_Valid
CTOF_DEL    ---     0.101     R17C29D.C0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.215     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.101     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     0.485     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    1.374   (24.4% logic, 75.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C31D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.831     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    2.415   (26.1% logic, 73.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.425ns  (23.5% logic, 76.5% route), 3 logic levels.

 Constraint Details:

      1.425ns physical path delay cm/assignCM/SLICE_321 to SLICE_589 meets
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.966ns skew requirement (totaling 0.942ns) by 0.483ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_321 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30A.CLK to     R17C30A.Q0 cm/assignCM/SLICE_321 (from clk_c)
ROUTE         5     0.390     R17C30A.Q0 to     R17C29D.D0 VGA_Notification_Valid
CTOF_DEL    ---     0.101     R17C29D.D0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.215     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.101     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     0.485     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    1.425   (23.5% logic, 76.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C30A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.831     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    2.415   (26.1% logic, 73.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               1.065ns  (22.0% logic, 78.0% route), 2 logic levels.

 Constraint Details:

      1.065ns physical path delay uart/UART_STATE/SLICE_318 to SLICE_596 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.478ns skew requirement (totaling 0.454ns) by 0.611ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_318 to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C27C.CLK to     R25C27C.Q0 uart/UART_STATE/SLICE_318 (from clk_UART)
ROUTE         7     0.603     R25C27C.Q0 to     R16C27C.B0 UART_valid_out
CTOF_DEL    ---     0.101     R16C27C.B0 to     R16C27C.F0 SLICE_653
ROUTE         1     0.228     R16C27C.F0 to     R19C27D.CE FIFO_UART_CM/clk_LM_enable_4 (to clk_LM)
                  --------
                    1.065   (22.0% logic, 78.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.993     R23C26A.Q0 to    R25C27C.CLK clk_UART
                  --------
                    2.577   (24.5% logic, 75.5% route), 2 logic levels.

      Destination Clock Path clk to SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     1.471     R14C24C.Q0 to    R19C27D.CLK clk_LM
                  --------
                    3.055   (20.7% logic, 79.3% route), 2 logic levels.


Passed: The following path meets requirements by 1.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_error/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.862ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      0.862ns physical path delay SLICE_281 to SLICE_225 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.314ns skew requirement (totaling -0.338ns) by 1.200ns

 Physical Path Details:

      Data path SLICE_281 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27B.CLK to     R14C27B.Q0 SLICE_281 (from clk_UART)
ROUTE         2     0.135     R14C27B.Q0 to     R14C27D.D0 FIFO_UART_error/w_empty_reg
CTOF_DEL    ---     0.101     R14C27D.D0 to     R14C27D.F0 SLICE_647
ROUTE         1     0.493     R14C27D.F0 to     R10C23A.CE FIFO_UART_error/clk_LM_enable_1 (to clk_LM)
                  --------
                    0.862   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R14C27B.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.665     R14C24C.Q0 to    R10C23A.CLK clk_LM
                  --------
                    2.249   (28.1% logic, 71.9% route), 2 logic levels.


Passed: The following path meets requirements by 1.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               0.952ns  (24.6% logic, 75.4% route), 2 logic levels.

 Constraint Details:

      0.952ns physical path delay FIFO_UART_info/SLICE_286 to SLICE_217 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.465ns skew requirement (totaling -0.489ns) by 1.441ns

 Physical Path Details:

      Data path FIFO_UART_info/SLICE_286 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C27B.CLK to     R16C27B.Q0 FIFO_UART_info/SLICE_286 (from clk_UART)
ROUTE         2     0.215     R16C27B.Q0 to     R16C27C.A1 FIFO_UART_info/w_empty_reg
CTOF_DEL    ---     0.101     R16C27C.A1 to     R16C27C.F1 SLICE_653
ROUTE         1     0.503     R16C27C.F1 to     R10C24B.CE FIFO_UART_info/clk_LM_enable_2 (to clk_LM)
                  --------
                    0.952   (24.6% logic, 75.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_info/SLICE_286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R23C26A.CLK clk_c
REG_DEL     ---     0.154    R23C26A.CLK to     R23C26A.Q0 SLICE_383
ROUTE        18     0.979     R23C26A.Q0 to    R16C27B.CLK clk_UART
                  --------
                    2.563   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path clk to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.514     R14C24C.Q0 to    R10C24B.CLK clk_LM
                  --------
                    2.098   (30.1% logic, 69.9% route), 2 logic levels.


Passed: The following path meets requirements by 1.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.266ns  (26.5% logic, 73.5% route), 3 logic levels.

 Constraint Details:

      1.266ns physical path delay SLICE_646 to SLICE_589 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.156ns skew requirement (totaling -0.180ns) by 1.446ns

 Physical Path Details:

      Data path SLICE_646 to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q0 SLICE_646 (from clk_DB)
ROUTE        14     0.231     R17C28B.Q0 to     R17C29D.B0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.101     R17C29D.B0 to     R17C29D.F0 FIFO_CM_error/SLICE_274
ROUTE         4     0.215     R17C29D.F0 to     R16C29C.A0 FIFO_CM_error/n8888
CTOF_DEL    ---     0.101     R16C29C.A0 to     R16C29C.F0 SLICE_671
ROUTE         1     0.485     R16C29C.F0 to     R16C28C.CE FIFO_CM_error/clk_LM_enable_3 (to clk_LM)
                  --------
                    1.266   (26.5% logic, 73.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C29B.CLK clk_c
REG_DEL     ---     0.154    R18C29B.CLK to     R18C29B.Q0 SLICE_381
ROUTE        12     0.968     R18C29B.Q0 to    R17C28B.CLK clk_DB
                  --------
                    2.571   (24.5% logic, 75.5% route), 2 logic levels.

      Destination Clock Path clk to SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to    R14C24C.CLK clk_c
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q0 SLICE_382
ROUTE        13     0.831     R14C24C.Q0 to    R16C28C.CLK clk_LM
                  --------
                    2.415   (26.1% logic, 73.9% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;
            20 items scored, 14 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.494ns  (47.4% logic, 52.6% route), 2 logic levels.

 Constraint Details:

      0.494ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_435 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.078ns skew requirement (totaling 1.065ns) by 0.571ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606 (from clk_c)
ROUTE        13     0.260     R18C32A.Q1 to     R17C31C.C0 cm/configCM/State_reg_1
CTOF_DEL    ---     0.101     R17C31C.C0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.494   (47.4% logic, 52.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.358     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.527   (32.0% logic, 68.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Err_reg_144  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay cm/configCM/SLICE_436 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.917ns) by 0.547ns

 Physical Path Details:

      Data path cm/configCM/SLICE_436 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32C.CLK to     R18C32C.Q0 cm/configCM/SLICE_436 (from clk_c)
ROUTE         2     0.136     R18C32C.Q0 to     R18C31B.D0 cm/configCM/State_nxt_2_N_475_1
CTOF_DEL    ---     0.101     R18C31B.D0 to     R18C31B.F0 cm/configCM/SLICE_434
ROUTE         1     0.000     R18C31B.F0 to    R18C31B.DI0 cm/configCM/n3783 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.564ns  (41.5% logic, 58.5% route), 2 logic levels.

 Constraint Details:

      0.564ns physical path delay cm/configCM/SLICE_582 to cm/configCM/SLICE_435 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.078ns skew requirement (totaling 1.065ns) by 0.501ns

 Physical Path Details:

      Data path cm/configCM/SLICE_582 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34A.CLK to     R17C34A.Q0 cm/configCM/SLICE_582 (from clk_c)
ROUTE        13     0.330     R17C34A.Q0 to     R17C31C.A0 cm/configCM/State_reg_2
CTOF_DEL    ---     0.101     R17C31C.A0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.564   (41.5% logic, 58.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C34A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.358     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.527   (32.0% logic, 68.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Err_reg_144  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.425ns  (68.0% logic, 32.0% route), 2 logic levels.

 Constraint Details:

      0.425ns physical path delay cm/configCM/SLICE_436 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.917ns) by 0.492ns

 Physical Path Details:

      Data path cm/configCM/SLICE_436 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32C.CLK to     R18C32C.Q0 cm/configCM/SLICE_436 (from clk_c)
ROUTE         2     0.136     R18C32C.Q0 to     R18C31D.D0 cm/configCM/State_nxt_2_N_475_1
CTOOFX_DEL  ---     0.156     R18C31D.D0 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.425   (68.0% logic, 32.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.462ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.603ns  (38.8% logic, 61.2% route), 2 logic levels.

 Constraint Details:

      0.603ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_435 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.078ns skew requirement (totaling 1.065ns) by 0.462ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606 (from clk_c)
ROUTE        14     0.369     R18C32A.Q0 to     R17C31C.D0 cm/configCM/State_reg_0
CTOF_DEL    ---     0.101     R17C31C.D0 to     R17C31C.F0 cm/configCM/SLICE_435
ROUTE         1     0.000     R17C31C.F0 to    R17C31C.DI0 cm/configCM/State_nxt_2__N_474 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.603   (38.8% logic, 61.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.358     R18C31A.F1 to    R17C31C.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.527   (32.0% logic, 68.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.507ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.507ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.917ns) by 0.410ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606 (from clk_c)
ROUTE        14     0.218     R18C32A.Q0 to     R18C31D.A1 cm/configCM/State_reg_0
CTOOFX_DEL  ---     0.156     R18C31D.A1 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.507   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.507ns  (45.0% logic, 55.0% route), 2 logic levels.

 Constraint Details:

      0.507ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.917ns) by 0.410ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606 (from clk_c)
ROUTE        13     0.279     R18C32A.Q1 to     R18C31D.M0 cm/configCM/State_reg_1
MTOOFX_DEL  ---     0.095     R18C31D.M0 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.507   (45.0% logic, 55.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.507ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.507ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_433 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.917ns) by 0.410ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606 (from clk_c)
ROUTE        14     0.218     R18C32A.Q0 to     R18C31D.A0 cm/configCM/State_reg_0
CTOOFX_DEL  ---     0.156     R18C31D.A0 to   R18C31D.OFX0 cm/configCM/SLICE_433
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 cm/configCM/State_nxt_2__N_484 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.507   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31D.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.352ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.521ns  (44.9% logic, 55.1% route), 2 logic levels.

 Constraint Details:

      0.521ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.873ns) by 0.352ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q0 cm/configCM/SLICE_606 (from clk_c)
ROUTE        14     0.144     R18C32A.Q0 to     R18C31A.C0 cm/configCM/State_reg_0
CTOF_DEL    ---     0.101     R18C31A.C0 to     R18C31A.F0 cm/configCM/SLICE_650
ROUTE         1     0.143     R18C31A.F0 to    R18C31B.LSR cm/configCM/n4055 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.521   (44.9% logic, 55.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_489 +)

   Delay:               0.637ns  (36.7% logic, 63.3% route), 2 logic levels.

 Constraint Details:

      0.637ns physical path delay cm/configCM/SLICE_606 to cm/configCM/SLICE_434 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.930ns skew requirement (totaling 0.873ns) by 0.236ns

 Physical Path Details:

      Data path cm/configCM/SLICE_606 to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606 (from clk_c)
ROUTE        13     0.260     R18C32A.Q1 to     R18C31A.D0 cm/configCM/State_reg_1
CTOF_DEL    ---     0.101     R18C31A.D0 to     R18C31A.F0 cm/configCM/SLICE_650
ROUTE         1     0.143     R18C31A.F0 to    R18C31B.LSR cm/configCM/n4055 (to cm/configCM/State_nxt_2__N_489)
                  --------
                    0.637   (36.7% logic, 63.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C32A.CLK clk_c
REG_DEL     ---     0.154    R18C32A.CLK to     R18C32A.Q1 cm/configCM/SLICE_606
ROUTE        13     0.389     R18C32A.Q1 to     R18C31A.D1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.177     R18C31A.D1 to     R18C31A.F1 cm/configCM/SLICE_650
ROUTE         3     0.210     R18C31A.F1 to    R18C31B.CLK cm/configCM/State_nxt_2__N_489
                  --------
                    2.379   (34.0% logic, 66.0% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.785ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               0.525ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      0.525ns physical path delay cm/configCM/SLICE_347 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.310ns) by 0.785ns

 Physical Path Details:

      Data path cm/configCM/SLICE_347 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C33B.CLK to     R17C33B.Q0 cm/configCM/SLICE_347 (from clk_c)
ROUTE        75     0.286     R17C33B.Q0 to     R19C30A.D0 c_data_1
CTOF_DEL    ---     0.101     R19C30A.D0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.005     R19C30A.F0 to    R19C30A.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    0.525   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C33B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               0.789ns  (29.7% logic, 70.3% route), 2 logic levels.

 Constraint Details:

      0.789ns physical path delay cm/configCM/SLICE_346 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.310ns) by 0.521ns

 Physical Path Details:

      Data path cm/configCM/SLICE_346 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346 (from clk_c)
ROUTE        64     0.550     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.101     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.005     R19C30A.F0 to    R19C30A.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    0.789   (29.7% logic, 70.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               0.886ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.886ns physical path delay cm/SLICE_350 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.323ns) by 0.437ns

 Physical Path Details:

      Data path cm/SLICE_350 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 cm/SLICE_350 (from clk_c)
ROUTE        13     0.265     R17C28C.Q0 to     R18C28D.D0 c_valid
CTOF_DEL    ---     0.101     R18C28D.D0 to     R18C28D.F0 SLICE_655
ROUTE         1     0.387     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    0.886   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C28C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               0.957ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      0.957ns physical path delay SLICE_159 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.323ns) by 0.366ns

 Physical Path Details:

      Data path SLICE_159 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25C.CLK to     R18C25C.Q0 SLICE_159 (from clk_c)
ROUTE         3     0.336     R18C25C.Q0 to     R18C28D.C0 Load_config
CTOF_DEL    ---     0.101     R18C28D.C0 to     R18C28D.F0 SLICE_655
ROUTE         1     0.387     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    0.957   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C25C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               0.998ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      0.998ns physical path delay cm/configCM/SLICE_345 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.323ns) by 0.325ns

 Physical Path Details:

      Data path cm/configCM/SLICE_345 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C34D.CLK to     R16C34D.Q0 cm/configCM/SLICE_345 (from clk_c)
ROUTE        11     0.377     R16C34D.Q0 to     R18C28D.B0 c_addr_3
CTOF_DEL    ---     0.101     R18C28D.B0 to     R18C28D.F0 SLICE_655
ROUTE         1     0.387     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    0.998   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C34D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_982_I_0  (to c_data_1_derived_1 +)

   Delay:               1.093ns  (21.4% logic, 78.6% route), 2 logic levels.

 Constraint Details:

      1.093ns physical path delay cm/configCM/SLICE_344 to SLICE_534 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.323ns skew requirement (totaling 1.323ns) by 0.230ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C33B.CLK to     R16C33B.Q1 cm/configCM/SLICE_344 (from clk_c)
ROUTE        11     0.472     R16C33B.Q1 to     R18C28D.A0 c_addr_2
CTOF_DEL    ---     0.101     R18C28D.A0 to     R18C28D.F0 SLICE_655
ROUTE         1     0.387     R18C28D.F0 to    R19C30A.LSR vga/config1/Load_nxt_N_1045 (to c_data_1_derived_1)
                  --------
                    1.093   (21.4% logic, 78.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R16C33B.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     0.218     R19C30A.F0 to    R19C30A.CLK c_data_1_derived_1
                  --------
                    2.772   (29.1% logic, 70.9% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_970" 444.247000 MHz ;
            355 items scored, 355 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i4  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_151 to SLICE_166 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.725ns skew requirement (totaling 3.706ns) by 3.419ns

 Physical Path Details:

      Data path SLICE_151 to SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25D.CLK to     R17C25D.Q0 SLICE_151 (from clk_c)
ROUTE         2     0.154     R17C25D.Q0 to     R17C25B.M1 vga/V_right_margin_3 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C25D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.285      R2C25C.F1 to    R17C25B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.174   (19.0% logic, 81.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i3  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_156 to SLICE_166 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.725ns skew requirement (totaling 3.706ns) by 3.419ns

 Physical Path Details:

      Data path SLICE_156 to SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25C.CLK to     R17C25C.Q1 SLICE_156 (from clk_c)
ROUTE         2     0.154     R17C25C.Q1 to     R17C25B.M0 vga/V_right_margin_2 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C25C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.285      R2C25C.F1 to    R17C25B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.174   (19.0% logic, 81.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Left_Margin_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i2  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_191 to SLICE_193 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.724ns skew requirement (totaling 3.705ns) by 3.418ns

 Physical Path Details:

      Data path SLICE_191 to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C22D.CLK to      R9C22D.Q1 SLICE_191 (from clk_c)
ROUTE         2     0.154      R9C22D.Q1 to      R9C22C.M0 H_left_margin_1 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to     R9C22D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.265      R2C25C.F1 to     R9C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.154   (19.1% logic, 80.9% route), 4 logic levels.


Error: The following path exceeds requirements by 3.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Sync_Pulse_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i1  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_200 to SLICE_203 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.724ns skew requirement (totaling 3.705ns) by 3.418ns

 Physical Path Details:

      Data path SLICE_200 to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C21D.CLK to      R9C21D.Q0 SLICE_200 (from clk_c)
ROUTE         2     0.154      R9C21D.Q0 to      R9C21C.M0 H_sync_pulse_0 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to     R9C21D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.265      R2C25C.F1 to     R9C21C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.154   (19.1% logic, 80.9% route), 4 logic levels.


Error: The following path exceeds requirements by 3.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_reg_i4  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i5  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_151 to vga/config1/SLICE_548 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.725ns skew requirement (totaling 3.712ns) by 3.341ns

 Physical Path Details:

      Data path SLICE_151 to vga/config1/SLICE_548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25D.CLK to     R17C25D.Q1 SLICE_151 (from clk_c)
ROUTE         2     0.137     R17C25D.Q1 to     R17C23D.D0 vga/V_right_margin_4
CTOF_DEL    ---     0.101     R17C23D.D0 to     R17C23D.F0 vga/config1/SLICE_548
ROUTE         1     0.000     R17C23D.F0 to    R17C23D.DI0 vga/config1/V_Right_Margin_nxt_9__N_999 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C25D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_548:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.285      R2C25C.F1 to    R17C23D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.174   (19.0% logic, 81.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Left_Margin_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__I_0_i1  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_163 to vga/config1/SLICE_542 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.725ns skew requirement (totaling 3.712ns) by 3.341ns

 Physical Path Details:

      Data path SLICE_163 to vga/config1/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24C.CLK to     R18C24C.Q1 SLICE_163 (from clk_c)
ROUTE         2     0.137     R18C24C.Q1 to     R20C24B.D0 V_left_margin_0
CTOF_DEL    ---     0.101     R20C24B.D0 to     R20C24B.F0 vga/config1/SLICE_542
ROUTE         1     0.000     R20C24B.F0 to    R20C24B.DI0 vga/config1/V_Left_Margin_nxt_5__N_981 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C24C.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.285      R2C25C.F1 to    R20C24B.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.174   (19.0% logic, 81.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_reg_i9  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i10  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_168 to vga/config1/SLICE_551 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.725ns skew requirement (totaling 3.712ns) by 3.341ns

 Physical Path Details:

      Data path SLICE_168 to vga/config1/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24D.CLK to     R17C24D.Q0 SLICE_168 (from clk_c)
ROUTE         2     0.137     R17C24D.Q0 to     R17C23A.D1 vga/V_right_margin_9
CTOF_DEL    ---     0.101     R17C23A.D1 to     R17C23A.F1 vga/config1/SLICE_551
ROUTE         1     0.000     R17C23A.F1 to    R17C23A.DI1 vga/config1/V_Right_Margin_nxt_9__N_994 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R17C24D.CLK clk_c
                  --------
                    1.449   (32.9% logic, 67.1% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.285      R2C25C.F1 to    R17C23A.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.174   (19.0% logic, 81.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_reg_i4  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_nxt_10__I_0_i5  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_177 to vga/config1/SLICE_525 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.724ns skew requirement (totaling 3.711ns) by 3.341ns

 Physical Path Details:

      Data path SLICE_177 to vga/config1/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24C.CLK to      R9C24C.Q0 SLICE_177 (from clk_c)
ROUTE         2     0.136      R9C24C.Q0 to      R9C25D.D1 vga/H_right_margin_4
CTOF_DEL    ---     0.101      R9C25D.D1 to      R9C25D.F1 vga/config1/SLICE_525
ROUTE         1     0.000      R9C25D.F1 to     R9C25D.DI1 vga/config1/H_Right_Margin_nxt_10__N_989 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to     R9C24C.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.265      R2C25C.F1 to     R9C25D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.154   (19.1% logic, 80.9% route), 4 logic levels.


Error: The following path exceeds requirements by 3.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_reg_i7  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_nxt_10__I_0_i8  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_174 to vga/config1/SLICE_527 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.724ns skew requirement (totaling 3.711ns) by 3.340ns

 Physical Path Details:

      Data path SLICE_174 to vga/config1/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q1 SLICE_174 (from clk_c)
ROUTE         2     0.137      R9C24D.Q1 to      R9C26D.D0 vga/H_right_margin_7
CTOF_DEL    ---     0.101      R9C26D.D0 to      R9C26D.F0 vga/config1/SLICE_527
ROUTE         1     0.000      R9C26D.F0 to     R9C26D.DI0 vga/config1/H_Right_Margin_nxt_10__N_986 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to     R9C24D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.265      R2C25C.F1 to     R9C26D.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.154   (19.1% logic, 80.9% route), 4 logic levels.


Error: The following path exceeds requirements by 3.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_reg_i6  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_nxt_10__I_0_i7  (to vga/config1/H_Left_Margin_nxt_8__N_970 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_174 to vga/config1/SLICE_526 exceeds
      (delay constraint based on source clock period of 5.589ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.724ns skew requirement (totaling 3.711ns) by 3.340ns

 Physical Path Details:

      Data path SLICE_174 to vga/config1/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q0 SLICE_174 (from clk_c)
ROUTE         2     0.137      R9C24D.Q0 to      R9C25C.D1 vga/H_right_margin_6
CTOF_DEL    ---     0.101      R9C25C.D1 to      R9C25C.F1 vga/config1/SLICE_526
ROUTE         1     0.000      R9C25C.F1 to     R9C25C.DI1 vga/config1/H_Right_Margin_nxt_10__N_987 (to vga/config1/H_Left_Margin_nxt_8__N_970)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.953       T9.PADDI to     R9C24D.CLK clk_c
                  --------
                    1.430   (33.4% logic, 66.6% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.477         T9.PAD to       T9.PADDI clk
ROUTE       283     0.972       T9.PADDI to    R18C35A.CLK clk_c
REG_DEL     ---     0.154    R18C35A.CLK to     R18C35A.Q0 cm/configCM/SLICE_346
ROUTE        64     0.774     R18C35A.Q0 to     R19C30A.A0 c_data_0
CTOF_DEL    ---     0.177     R19C30A.A0 to     R19C30A.F0 SLICE_534
ROUTE         6     1.158     R19C30A.F0 to      R2C25C.B1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25C.B1 to      R2C25C.F1 SLICE_424
ROUTE        41     1.265      R2C25C.F1 to     R9C25C.CLK vga/config1/H_Left_Margin_nxt_8__N_970
                  --------
                    5.154   (19.1% logic, 80.9% route), 4 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_DB" 444.247000 MHz ; |     0.000 ns|    -0.706 ns|   1 *
                                        |             |             |
FREQUENCY NET "clk_VGA" 444.247000 MHz  |             |             |
;                                       |     0.000 ns|    -0.589 ns|   1 *
                                        |             |             |
FREQUENCY NET "clk_UART" 444.247000 MHz |             |             |
;                                       |     0.000 ns|    -0.752 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 178.923000 MHz ;  |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_LM" 444.247000 MHz ; |     0.000 ns|     0.215 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"cm/configCM/State_nxt_2__N_489"        |             |             |
444.247000 MHz ;                        |     0.000 ns|    -0.571 ns|   2 *
                                        |             |             |
FREQUENCY NET "c_data_1_derived_1"      |             |             |
444.247000 MHz ;                        |     0.000 ns|    -0.785 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"vga/config1/H_Left_Margin_nxt_8__N_970"|             |             |
 444.247000 MHz ;                       |     0.000 ns|    -3.419 ns|   1 *
                                        |             |             |
----------------------------------------------------------------------------


6 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n8865                                   |      63|     189|     44.26%
                                        |        |        |
c_addr_3                                |      11|      68|     15.93%
                                        |        |        |
c_addr_2                                |      11|      68|     15.93%
                                        |        |        |
c_valid                                 |      13|      68|     15.93%
                                        |        |        |
c_data_1                                |      75|      49|     11.48%
                                        |        |        |
c_data_0                                |      64|      44|     10.30%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_970   Source: SLICE_424.F1   Loads: 41
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_970" 444.247000 MHz ;   Transfers: 81

Clock Domain: cm/configCM/State_nxt_2__N_489   Source: cm/configCM/SLICE_650.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 6

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_LM   Source: SLICE_382.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_489" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_c   Source: clk.PAD   Loads: 283
   Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;

   Data transfers from:
   Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_970   Source: SLICE_424.F1
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 76

   Clock Domain: cm/configCM/State_nxt_2__N_489   Source: cm/configCM/SLICE_650.F1
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 5

   Clock Domain: clk_UART   Source: SLICE_383.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 9

   Clock Domain: clk_LM   Source: SLICE_382.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 4

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 8

   Clock Domain: c_data_1_derived_1   Source: SLICE_534.F0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 1

   Clock Domain: HSYNC_c   Source: SLICE_287.Q0
      Covered under: FREQUENCY NET "clk_c" 178.923000 MHz ;   Transfers: 13

Clock Domain: clk_VGA   Source: SLICE_384.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 9

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_UART   Source: SLICE_383.Q0   Loads: 18
   Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 18

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_LM   Source: SLICE_382.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_384.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_UART   Source: SLICE_383.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 5

   Clock Domain: clk_DB   Source: SLICE_381.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_DB   Source: SLICE_381.Q0   Loads: 12
   Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;   Transfers: 4

Clock Domain: c_data_1_derived_1   Source: SLICE_534.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;   Transfers: 6

Clock Domain: HSYNC_c   Source: SLICE_287.Q0   Loads: 16
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 427  Score: 833105
Cumulative negative slack: 833105

Constraints cover 36484 paths, 69 nets, and 3619 connections (93.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4298 (setup), 427 (hold)
Score: 53487573 (setup), 833105 (hold)
Cumulative negative slack: 54320678 (53487573+833105)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

