[2025-09-17 03:43:06] START suite=qualcomm_srv trace=srv520_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv520_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3333846 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6164917 heartbeat IPC: 3.532 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6164917 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6164917 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11897944 heartbeat IPC: 1.744 cumulative IPC: 1.744 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 17670040 heartbeat IPC: 1.732 cumulative IPC: 1.738 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 23315764 heartbeat IPC: 1.771 cumulative IPC: 1.749 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 28887920 heartbeat IPC: 1.795 cumulative IPC: 1.76 (Simulation time: 00 hr 05 min 09 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 70000014 cycles: 34664243 heartbeat IPC: 1.731 cumulative IPC: 1.754 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 40200151 heartbeat IPC: 1.806 cumulative IPC: 1.763 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 45868194 heartbeat IPC: 1.764 cumulative IPC: 1.763 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 51417878 heartbeat IPC: 1.802 cumulative IPC: 1.768 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv520_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 56828107 heartbeat IPC: 1.848 cumulative IPC: 1.776 (Simulation time: 00 hr 09 min 46 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 56128279 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 38 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 56128279 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv520_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.782 instructions: 100000002 cycles: 56128279
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.351 Average ROB Occupancy at Mispredict: 85.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0011
BRANCH_INDIRECT: 0.00672
BRANCH_CONDITIONAL: 5.338
BRANCH_DIRECT_CALL: 0.00241
BRANCH_INDIRECT_CALL: 0.0017
BRANCH_RETURN: 0.00169


====Backend Stall Breakdown====
ROB_STALL: 797268
LQ_STALL: 12
SQ_STALL: 1368588


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 132.25548
REPLAY_LOAD: 93.32859
NON_REPLAY_LOAD: 13.492417

== Total ==
ADDR_TRANS: 156855
REPLAY_LOAD: 137753
NON_REPLAY_LOAD: 502660

== Counts ==
ADDR_TRANS: 1186
REPLAY_LOAD: 1476
NON_REPLAY_LOAD: 37255

cpu0->cpu0_STLB TOTAL        ACCESS:     953507 HIT:     910022 MISS:      43485 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     953507 HIT:     910022 MISS:      43485 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 182 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     754165 HIT:     423472 MISS:     330693 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     497261 HIT:     308662 MISS:     188599 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      67096 HIT:       6478 MISS:      60618 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      91985 HIT:      91493 MISS:        492 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97823 HIT:      16839 MISS:      80984 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15024962 HIT:   14584020 MISS:     440942 MSHR_MERGE:     137346
cpu0->cpu0_L1I LOAD         ACCESS:   15024962 HIT:   14584020 MISS:     440942 MSHR_MERGE:     137346
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27013097 HIT:   26178797 MISS:     834300 MSHR_MERGE:     475713
cpu0->cpu0_L1D LOAD         ACCESS:   14882042 HIT:   14491133 MISS:     390909 MSHR_MERGE:     197242
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12026585 HIT:   11681344 MISS:     345241 MSHR_MERGE:     278144
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104470 HIT:       6320 MISS:      98150 MSHR_MERGE:        327
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12825657 HIT:   12716298 MISS:     109359 MSHR_MERGE:      62765
cpu0->cpu0_ITLB LOAD         ACCESS:   12825657 HIT:   12716298 MISS:     109359 MSHR_MERGE:      62765
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24835137 HIT:   23507892 MISS:    1327245 MSHR_MERGE:     420332
cpu0->cpu0_DTLB LOAD         ACCESS:   24835137 HIT:   23507892 MISS:    1327245 MSHR_MERGE:     420332
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.22 cycles
cpu0->LLC TOTAL        ACCESS:     411374 HIT:     183119 MISS:     228255 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     188599 HIT:      53860 MISS:     134739 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60618 HIT:      18364 MISS:      42254 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      81173 HIT:      80996 MISS:        177 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80984 HIT:      29899 MISS:      51085 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6172
  ROW_BUFFER_MISS:     221856
  AVG DBUS CONGESTED CYCLE: 6.411
Channel 0 WQ ROW_BUFFER_HIT:      10785
  ROW_BUFFER_MISS:      45042
  FULL:          0
Channel 0 REFRESHES ISSUED:       4678

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036853        11257         7886        26080
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          219          386         2930         7634
  STLB miss resolved @ L2C                0          544         2327         5347        21897
  STLB miss resolved @ LLC                0          829         4231         5831        25057
  STLB miss resolved @ MEM                0         1154         7742        17135        46727

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28191         2162        54403         3170         1192
---------------------------------------------------------------
  STLB miss resolved @ L1D               30           10           76          750          350
  STLB miss resolved @ L2C               13           55           50          263           58
  STLB miss resolved @ LLC               44           34          176         2086          510
  STLB miss resolved @ MEM               21           10           89         1178          737
[2025-09-17 03:53:44] END   suite=qualcomm_srv trace=srv520_ap (rc=0)
