INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:28:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 buffer17/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.915ns period=3.830ns})
  Destination:            buffer25/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.915ns period=3.830ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.830ns  (clk rise@3.830ns - clk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.603ns (17.046%)  route 2.934ns (82.954%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.313 - 3.830 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1265, unset)         0.508     0.508    buffer17/control/clk
    SLICE_X11Y138        FDRE                                         r  buffer17/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer17/control/fullReg_reg/Q
                         net (fo=114, routed)         0.533     1.257    buffer27/control/fullReg_12
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.043     1.300 f  buffer27/control/i___4_i_7/O
                         net (fo=2, routed)           0.381     1.681    buffer27/control/i___4_i_7_n_0
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043     1.724 f  buffer27/control/i___4_i_6/O
                         net (fo=1, routed)           0.173     1.897    buffer67/fifo/trunci8_outs_ready
    SLICE_X10Y133        LUT6 (Prop_lut6_I4_O)        0.043     1.940 r  buffer67/fifo/i___4_i_4/O
                         net (fo=2, routed)           0.230     2.171    buffer27/control/blockStopArray[1]
    SLICE_X11Y131        LUT6 (Prop_lut6_I4_O)        0.043     2.214 f  buffer27/control/join_inputs//i___4/O
                         net (fo=1, routed)           0.346     2.560    buffer27/control/buffer46_outs_ready
    SLICE_X10Y133        LUT6 (Prop_lut6_I3_O)        0.043     2.603 f  buffer27/control/join_inputs//i___3/O
                         net (fo=1, routed)           0.410     3.012    fork16/control/generateBlocks[1].regblock/fork16_outs_1_ready
    SLICE_X9Y136         LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  fork16/control/generateBlocks[1].regblock/i___0_i_17/O
                         net (fo=1, routed)           0.228     3.284    buffer27/control/join_inputs//i___0_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I4_O)        0.043     3.327 r  buffer27/control/i___0_i_5/O
                         net (fo=1, routed)           0.196     3.523    fork12/control/generateBlocks[5].regblock/dataReg_reg[0]_1
    SLICE_X8Y138         LUT6 (Prop_lut6_I4_O)        0.043     3.566 f  fork12/control/generateBlocks[5].regblock/join_inputs//i___0/O
                         net (fo=1, routed)           0.171     3.737    buffer23/control/buffer24_outs_ready
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.043     3.780 r  buffer23/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.265     4.045    buffer25/E[0]
    SLICE_X8Y138         FDRE                                         r  buffer25/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.830     3.830 r  
                                                      0.000     3.830 r  clk (IN)
                         net (fo=1265, unset)         0.483     4.313    buffer25/clk
    SLICE_X8Y138         FDRE                                         r  buffer25/dataReg_reg[16]/C
                         clock pessimism              0.000     4.313    
                         clock uncertainty           -0.035     4.277    
    SLICE_X8Y138         FDRE (Setup_fdre_C_CE)      -0.169     4.108    buffer25/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.108    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.063    




