--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml taximeter_3.twx taximeter_3.ncd -o taximeter_3.twr
taximeter_3.pcf -ucf taximeter_3.ucf

Design file:              taximeter_3.ncd
Physical constraint file: taximeter_3.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
disp_ctrl<0>|   45.192(R)|   -0.013(R)|clk_50MHz_BUFGP   |   0.000|
disp_ctrl<1>|   44.115(R)|   -1.689(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock mode_ctrl
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pause       |    2.610(R)|   -0.356(R)|mode_ctrl_BUFGP   |   0.000|
start       |    3.219(R)|   -0.843(R)|mode_ctrl_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sm_duan<0>  |   11.543(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<1>  |   12.670(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<2>  |   12.486(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<3>  |   12.437(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<4>  |   11.997(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<5>  |   11.830(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<6>  |   12.424(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock mode_ctrl to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pricing_mode|   11.541(R)|mode_ctrl_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |         |         |         |    5.300|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mode_ctrl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mode_ctrl      |    1.474|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
start          |power_on       |    8.139|
---------------+---------------+---------+


Analysis completed Sun Nov 19 11:37:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



