Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\10.1\ISE.
   "top" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file top.pcf.

Thu Sep 22 20:19:19 2011

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:2 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g InitPin:Pullup -g CsPin:Pullup -g DinPin:Pullup -g BusyPin:Pullup -g RdWrPin:Pullup -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g RetainConfigStatus:Yes -g ConfigFallback:Enable -g SelectMAPAbort:Enable -g BPI_page_size:1 -g OverTempPowerDown:Disable -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Match_cycle:Auto -g Security:None -g DonePipe:No -g DriveDone:No -g Encrypt:No top.ncd 

INFO:Bitgen:40 - Replacing "Auto" with "2" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pullup**             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| InitPin              | Pullup**             |
+----------------------+----------------------+
| CsPin                | Pullup**             |
+----------------------+----------------------+
| DinPin               | Pullup**             |
+----------------------+----------------------+
| BusyPin              | Pullup**             |
+----------------------+----------------------+
| RdWrPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable**            |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No**                 |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired**         |
+----------------------+----------------------+
| ConfigFallback       | Enable**             |
+----------------------+----------------------+
| SelectMAPAbort       | Enable**             |
+----------------------+----------------------+
| RetainConfigStatus   | Yes**                |
+----------------------+----------------------+
| BPI_page_size        | 1**                  |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dvi_reset_b_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fpga_0_IIC_EEPROM_Sda_pin_IBUF> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fpga_0_IIC_EEPROM_Scl_pin_IBUF> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_
   if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin
   is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_u_red10_mult0001>:<DSP48
   E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10>:<DSP48E_DSP48E>. 
   When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied GND
   to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_z_buffer/Mmult_v_z20>:<DSP48E_DSP48E>. 
   When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied GND
   to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_v_Ty20_mult0001>:<DSP48E
   _DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_v_param_mult0001>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_u_Tx10_mult0001>:<DSP48E
   _DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex00_mult0001>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_u_blue10_mult0001>:<DSP4
   8E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex01_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex10_mult0001>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_v_red20_mult0001>:<DSP48
   E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_u_Ty10_mult0001>:<DSP48E
   _DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex11_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex20_mult0001>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_tmpex21_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_z_buffer/Maddsub_addry_in>:<DSP48E_DSP48E>.
    When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_u_green10_mult0001>:<DSP
   48E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_v_green20_mult0001>:<DSP
   48E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_rast/Mmult_u_param_mult0001>:<DSP48E_DSP48E
   >.  When DSP48E attribute AREG is set 0 the CEA1 and CEA2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_v_Tx20_mult0001>:<DSP48E
   _DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should
   be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<test/raster_sys_0/inst_tri_vertex_color/Mmult_v_blue20_mult0001>:<DSP4
   8E_DSP48E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins
   should be tied GND to save power.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp1980.PULL is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp1980.PULL.1 is set but the tri state is not configured. 
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Bitstream generation is complete.
