<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/macroAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/assembler.hpp&quot;
  28 #include &quot;asm/assembler.inline.hpp&quot;
  29 #include &quot;compiler/disassembler.hpp&quot;
  30 #include &quot;gc/shared/barrierSet.hpp&quot;
  31 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  32 #include &quot;gc/shared/collectedHeap.inline.hpp&quot;
  33 #include &quot;interpreter/interpreter.hpp&quot;
  34 #include &quot;memory/resourceArea.hpp&quot;
  35 #include &quot;memory/universe.hpp&quot;
  36 #include &quot;oops/accessDecorators.hpp&quot;
  37 #include &quot;oops/compressedOops.inline.hpp&quot;
  38 #include &quot;oops/klass.inline.hpp&quot;
  39 #include &quot;prims/methodHandles.hpp&quot;
  40 #include &quot;runtime/biasedLocking.hpp&quot;
  41 #include &quot;runtime/flags/flagSetting.hpp&quot;
  42 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  43 #include &quot;runtime/objectMonitor.hpp&quot;
  44 #include &quot;runtime/os.hpp&quot;
  45 #include &quot;runtime/safepoint.hpp&quot;
  46 #include &quot;runtime/safepointMechanism.hpp&quot;
  47 #include &quot;runtime/sharedRuntime.hpp&quot;
  48 #include &quot;runtime/signature_cc.hpp&quot;
  49 #include &quot;runtime/stubRoutines.hpp&quot;
  50 #include &quot;runtime/thread.hpp&quot;
  51 #include &quot;utilities/macros.hpp&quot;
  52 #include &quot;vmreg_x86.inline.hpp&quot;
  53 #include &quot;crc32c.h&quot;
  54 #ifdef COMPILER2
  55 #include &quot;opto/output.hpp&quot;
  56 #endif
  57 
  58 #ifdef PRODUCT
  59 #define BLOCK_COMMENT(str) /* nothing */
  60 #define STOP(error) stop(error)
  61 #else
  62 #define BLOCK_COMMENT(str) block_comment(str)
  63 #define STOP(error) block_comment(error); stop(error)
  64 #endif
  65 
  66 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  67 
  68 #ifdef ASSERT
  69 bool AbstractAssembler::pd_check_instruction_mark() { return true; }
  70 #endif
  71 
  72 static Assembler::Condition reverse[] = {
  73     Assembler::noOverflow     /* overflow      = 0x0 */ ,
  74     Assembler::overflow       /* noOverflow    = 0x1 */ ,
  75     Assembler::aboveEqual     /* carrySet      = 0x2, below         = 0x2 */ ,
  76     Assembler::below          /* aboveEqual    = 0x3, carryClear    = 0x3 */ ,
  77     Assembler::notZero        /* zero          = 0x4, equal         = 0x4 */ ,
  78     Assembler::zero           /* notZero       = 0x5, notEqual      = 0x5 */ ,
  79     Assembler::above          /* belowEqual    = 0x6 */ ,
  80     Assembler::belowEqual     /* above         = 0x7 */ ,
  81     Assembler::positive       /* negative      = 0x8 */ ,
  82     Assembler::negative       /* positive      = 0x9 */ ,
  83     Assembler::noParity       /* parity        = 0xa */ ,
  84     Assembler::parity         /* noParity      = 0xb */ ,
  85     Assembler::greaterEqual   /* less          = 0xc */ ,
  86     Assembler::less           /* greaterEqual  = 0xd */ ,
  87     Assembler::greater        /* lessEqual     = 0xe */ ,
  88     Assembler::lessEqual      /* greater       = 0xf, */
  89 
  90 };
  91 
  92 
  93 // Implementation of MacroAssembler
  94 
  95 // First all the versions that have distinct versions depending on 32/64 bit
  96 // Unless the difference is trivial (1 line or so).
  97 
  98 #ifndef _LP64
  99 
 100 // 32bit versions
 101 
 102 Address MacroAssembler::as_Address(AddressLiteral adr) {
 103   return Address(adr.target(), adr.rspec());
 104 }
 105 
 106 Address MacroAssembler::as_Address(ArrayAddress adr) {
 107   return Address::make_array(adr);
 108 }
 109 
 110 void MacroAssembler::call_VM_leaf_base(address entry_point,
 111                                        int number_of_arguments) {
 112   call(RuntimeAddress(entry_point));
 113   increment(rsp, number_of_arguments * wordSize);
 114 }
 115 
 116 void MacroAssembler::cmpklass(Address src1, Metadata* obj) {
 117   cmp_literal32(src1, (int32_t)obj, metadata_Relocation::spec_for_immediate());
 118 }
 119 
 120 void MacroAssembler::cmpklass(Register src1, Metadata* obj) {
 121   cmp_literal32(src1, (int32_t)obj, metadata_Relocation::spec_for_immediate());
 122 }
 123 
 124 void MacroAssembler::cmpoop_raw(Address src1, jobject obj) {
 125   cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate());
 126 }
 127 
 128 void MacroAssembler::cmpoop_raw(Register src1, jobject obj) {
 129   cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate());
 130 }
 131 
 132 void MacroAssembler::cmpoop(Address src1, jobject obj) {
 133   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
 134   bs-&gt;obj_equals(this, src1, obj);
 135 }
 136 
 137 void MacroAssembler::cmpoop(Register src1, jobject obj) {
 138   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
 139   bs-&gt;obj_equals(this, src1, obj);
 140 }
 141 
 142 void MacroAssembler::extend_sign(Register hi, Register lo) {
 143   // According to Intel Doc. AP-526, &quot;Integer Divide&quot;, p.18.
 144   if (VM_Version::is_P6() &amp;&amp; hi == rdx &amp;&amp; lo == rax) {
 145     cdql();
 146   } else {
 147     movl(hi, lo);
 148     sarl(hi, 31);
 149   }
 150 }
 151 
 152 void MacroAssembler::jC2(Register tmp, Label&amp; L) {
 153   // set parity bit if FPU flag C2 is set (via rax)
 154   save_rax(tmp);
 155   fwait(); fnstsw_ax();
 156   sahf();
 157   restore_rax(tmp);
 158   // branch
 159   jcc(Assembler::parity, L);
 160 }
 161 
 162 void MacroAssembler::jnC2(Register tmp, Label&amp; L) {
 163   // set parity bit if FPU flag C2 is set (via rax)
 164   save_rax(tmp);
 165   fwait(); fnstsw_ax();
 166   sahf();
 167   restore_rax(tmp);
 168   // branch
 169   jcc(Assembler::noParity, L);
 170 }
 171 
 172 // 32bit can do a case table jump in one instruction but we no longer allow the base
 173 // to be installed in the Address class
 174 void MacroAssembler::jump(ArrayAddress entry) {
 175   jmp(as_Address(entry));
 176 }
 177 
 178 // Note: y_lo will be destroyed
 179 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) {
 180   // Long compare for Java (semantics as described in JVM spec.)
 181   Label high, low, done;
 182 
 183   cmpl(x_hi, y_hi);
 184   jcc(Assembler::less, low);
 185   jcc(Assembler::greater, high);
 186   // x_hi is the return register
 187   xorl(x_hi, x_hi);
 188   cmpl(x_lo, y_lo);
 189   jcc(Assembler::below, low);
 190   jcc(Assembler::equal, done);
 191 
 192   bind(high);
 193   xorl(x_hi, x_hi);
 194   increment(x_hi);
 195   jmp(done);
 196 
 197   bind(low);
 198   xorl(x_hi, x_hi);
 199   decrementl(x_hi);
 200 
 201   bind(done);
 202 }
 203 
 204 void MacroAssembler::lea(Register dst, AddressLiteral src) {
 205     mov_literal32(dst, (int32_t)src.target(), src.rspec());
 206 }
 207 
 208 void MacroAssembler::lea(Address dst, AddressLiteral adr) {
 209   // leal(dst, as_Address(adr));
 210   // see note in movl as to why we must use a move
 211   mov_literal32(dst, (int32_t) adr.target(), adr.rspec());
 212 }
 213 
 214 void MacroAssembler::leave() {
 215   mov(rsp, rbp);
 216   pop(rbp);
 217 }
 218 
 219 void MacroAssembler::lmul(int x_rsp_offset, int y_rsp_offset) {
 220   // Multiplication of two Java long values stored on the stack
 221   // as illustrated below. Result is in rdx:rax.
 222   //
 223   // rsp ---&gt; [  ??  ] \               \
 224   //            ....    | y_rsp_offset  |
 225   //          [ y_lo ] /  (in bytes)    | x_rsp_offset
 226   //          [ y_hi ]                  | (in bytes)
 227   //            ....                    |
 228   //          [ x_lo ]                 /
 229   //          [ x_hi ]
 230   //            ....
 231   //
 232   // Basic idea: lo(result) = lo(x_lo * y_lo)
 233   //             hi(result) = hi(x_lo * y_lo) + lo(x_hi * y_lo) + lo(x_lo * y_hi)
 234   Address x_hi(rsp, x_rsp_offset + wordSize); Address x_lo(rsp, x_rsp_offset);
 235   Address y_hi(rsp, y_rsp_offset + wordSize); Address y_lo(rsp, y_rsp_offset);
 236   Label quick;
 237   // load x_hi, y_hi and check if quick
 238   // multiplication is possible
 239   movl(rbx, x_hi);
 240   movl(rcx, y_hi);
 241   movl(rax, rbx);
 242   orl(rbx, rcx);                                 // rbx, = 0 &lt;=&gt; x_hi = 0 and y_hi = 0
 243   jcc(Assembler::zero, quick);                   // if rbx, = 0 do quick multiply
 244   // do full multiplication
 245   // 1st step
 246   mull(y_lo);                                    // x_hi * y_lo
 247   movl(rbx, rax);                                // save lo(x_hi * y_lo) in rbx,
 248   // 2nd step
 249   movl(rax, x_lo);
 250   mull(rcx);                                     // x_lo * y_hi
 251   addl(rbx, rax);                                // add lo(x_lo * y_hi) to rbx,
 252   // 3rd step
 253   bind(quick);                                   // note: rbx, = 0 if quick multiply!
 254   movl(rax, x_lo);
 255   mull(y_lo);                                    // x_lo * y_lo
 256   addl(rdx, rbx);                                // correct hi(x_lo * y_lo)
 257 }
 258 
 259 void MacroAssembler::lneg(Register hi, Register lo) {
 260   negl(lo);
 261   adcl(hi, 0);
 262   negl(hi);
 263 }
 264 
 265 void MacroAssembler::lshl(Register hi, Register lo) {
 266   // Java shift left long support (semantics as described in JVM spec., p.305)
 267   // (basic idea for shift counts s &gt;= n: x &lt;&lt; s == (x &lt;&lt; n) &lt;&lt; (s - n))
 268   // shift value is in rcx !
 269   assert(hi != rcx, &quot;must not use rcx&quot;);
 270   assert(lo != rcx, &quot;must not use rcx&quot;);
 271   const Register s = rcx;                        // shift count
 272   const int      n = BitsPerWord;
 273   Label L;
 274   andl(s, 0x3f);                                 // s := s &amp; 0x3f (s &lt; 0x40)
 275   cmpl(s, n);                                    // if (s &lt; n)
 276   jcc(Assembler::less, L);                       // else (s &gt;= n)
 277   movl(hi, lo);                                  // x := x &lt;&lt; n
 278   xorl(lo, lo);
 279   // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n!
 280   bind(L);                                       // s (mod n) &lt; n
 281   shldl(hi, lo);                                 // x := x &lt;&lt; s
 282   shll(lo);
 283 }
 284 
 285 
 286 void MacroAssembler::lshr(Register hi, Register lo, bool sign_extension) {
 287   // Java shift right long support (semantics as described in JVM spec., p.306 &amp; p.310)
 288   // (basic idea for shift counts s &gt;= n: x &gt;&gt; s == (x &gt;&gt; n) &gt;&gt; (s - n))
 289   assert(hi != rcx, &quot;must not use rcx&quot;);
 290   assert(lo != rcx, &quot;must not use rcx&quot;);
 291   const Register s = rcx;                        // shift count
 292   const int      n = BitsPerWord;
 293   Label L;
 294   andl(s, 0x3f);                                 // s := s &amp; 0x3f (s &lt; 0x40)
 295   cmpl(s, n);                                    // if (s &lt; n)
 296   jcc(Assembler::less, L);                       // else (s &gt;= n)
 297   movl(lo, hi);                                  // x := x &gt;&gt; n
 298   if (sign_extension) sarl(hi, 31);
 299   else                xorl(hi, hi);
 300   // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n!
 301   bind(L);                                       // s (mod n) &lt; n
 302   shrdl(lo, hi);                                 // x := x &gt;&gt; s
 303   if (sign_extension) sarl(hi);
 304   else                shrl(hi);
 305 }
 306 
 307 void MacroAssembler::movoop(Register dst, jobject obj) {
 308   mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate());
 309 }
 310 
 311 void MacroAssembler::movoop(Address dst, jobject obj) {
 312   mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate());
 313 }
 314 
 315 void MacroAssembler::mov_metadata(Register dst, Metadata* obj) {
 316   mov_literal32(dst, (int32_t)obj, metadata_Relocation::spec_for_immediate());
 317 }
 318 
 319 void MacroAssembler::mov_metadata(Address dst, Metadata* obj) {
 320   mov_literal32(dst, (int32_t)obj, metadata_Relocation::spec_for_immediate());
 321 }
 322 
 323 void MacroAssembler::movptr(Register dst, AddressLiteral src, Register scratch) {
 324   // scratch register is not used,
 325   // it is defined to match parameters of 64-bit version of this method.
 326   if (src.is_lval()) {
 327     mov_literal32(dst, (intptr_t)src.target(), src.rspec());
 328   } else {
 329     movl(dst, as_Address(src));
 330   }
 331 }
 332 
 333 void MacroAssembler::movptr(ArrayAddress dst, Register src) {
 334   movl(as_Address(dst), src);
 335 }
 336 
 337 void MacroAssembler::movptr(Register dst, ArrayAddress src) {
 338   movl(dst, as_Address(src));
 339 }
 340 
 341 // src should NEVER be a real pointer. Use AddressLiteral for true pointers
 342 void MacroAssembler::movptr(Address dst, intptr_t src) {
 343   movl(dst, src);
 344 }
 345 
 346 
 347 void MacroAssembler::pop_callee_saved_registers() {
 348   pop(rcx);
 349   pop(rdx);
 350   pop(rdi);
 351   pop(rsi);
 352 }
 353 
 354 void MacroAssembler::push_callee_saved_registers() {
 355   push(rsi);
 356   push(rdi);
 357   push(rdx);
 358   push(rcx);
 359 }
 360 
 361 void MacroAssembler::pushoop(jobject obj) {
 362   push_literal32((int32_t)obj, oop_Relocation::spec_for_immediate());
 363 }
 364 
 365 void MacroAssembler::pushklass(Metadata* obj) {
 366   push_literal32((int32_t)obj, metadata_Relocation::spec_for_immediate());
 367 }
 368 
 369 void MacroAssembler::pushptr(AddressLiteral src) {
 370   if (src.is_lval()) {
 371     push_literal32((int32_t)src.target(), src.rspec());
 372   } else {
 373     pushl(as_Address(src));
 374   }
 375 }
 376 
 377 void MacroAssembler::set_word_if_not_zero(Register dst) {
 378   xorl(dst, dst);
 379   set_byte_if_not_zero(dst);
 380 }
 381 
 382 static void pass_arg0(MacroAssembler* masm, Register arg) {
 383   masm-&gt;push(arg);
 384 }
 385 
 386 static void pass_arg1(MacroAssembler* masm, Register arg) {
 387   masm-&gt;push(arg);
 388 }
 389 
 390 static void pass_arg2(MacroAssembler* masm, Register arg) {
 391   masm-&gt;push(arg);
 392 }
 393 
 394 static void pass_arg3(MacroAssembler* masm, Register arg) {
 395   masm-&gt;push(arg);
 396 }
 397 
 398 #ifndef PRODUCT
 399 extern &quot;C&quot; void findpc(intptr_t x);
 400 #endif
 401 
 402 void MacroAssembler::debug32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip, char* msg) {
 403   // In order to get locks to work, we need to fake a in_VM state
 404   JavaThread* thread = JavaThread::current();
 405   JavaThreadState saved_state = thread-&gt;thread_state();
 406   thread-&gt;set_thread_state(_thread_in_vm);
 407   if (ShowMessageBoxOnError) {
 408     JavaThread* thread = JavaThread::current();
 409     JavaThreadState saved_state = thread-&gt;thread_state();
 410     thread-&gt;set_thread_state(_thread_in_vm);
 411     if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
 412       ttyLocker ttyl;
 413       BytecodeCounter::print();
 414     }
 415     // To see where a verify_oop failed, get $ebx+40/X for this frame.
 416     // This is the value of eip which points to where verify_oop will return.
 417     if (os::message_box(msg, &quot;Execution stopped, print registers?&quot;)) {
 418       print_state32(rdi, rsi, rbp, rsp, rbx, rdx, rcx, rax, eip);
 419       BREAKPOINT;
 420     }
 421   }
 422   fatal(&quot;DEBUG MESSAGE: %s&quot;, msg);
 423 }
 424 
 425 void MacroAssembler::print_state32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip) {
 426   ttyLocker ttyl;
 427   FlagSetting fs(Debugging, true);
 428   tty-&gt;print_cr(&quot;eip = 0x%08x&quot;, eip);
 429 #ifndef PRODUCT
 430   if ((WizardMode || Verbose) &amp;&amp; PrintMiscellaneous) {
 431     tty-&gt;cr();
 432     findpc(eip);
 433     tty-&gt;cr();
 434   }
 435 #endif
 436 #define PRINT_REG(rax) \
 437   { tty-&gt;print(&quot;%s = &quot;, #rax); os::print_location(tty, rax); }
 438   PRINT_REG(rax);
 439   PRINT_REG(rbx);
 440   PRINT_REG(rcx);
 441   PRINT_REG(rdx);
 442   PRINT_REG(rdi);
 443   PRINT_REG(rsi);
 444   PRINT_REG(rbp);
 445   PRINT_REG(rsp);
 446 #undef PRINT_REG
 447   // Print some words near top of staack.
 448   int* dump_sp = (int*) rsp;
 449   for (int col1 = 0; col1 &lt; 8; col1++) {
 450     tty-&gt;print(&quot;(rsp+0x%03x) 0x%08x: &quot;, (int)((intptr_t)dump_sp - (intptr_t)rsp), (intptr_t)dump_sp);
 451     os::print_location(tty, *dump_sp++);
 452   }
 453   for (int row = 0; row &lt; 16; row++) {
 454     tty-&gt;print(&quot;(rsp+0x%03x) 0x%08x: &quot;, (int)((intptr_t)dump_sp - (intptr_t)rsp), (intptr_t)dump_sp);
 455     for (int col = 0; col &lt; 8; col++) {
 456       tty-&gt;print(&quot; 0x%08x&quot;, *dump_sp++);
 457     }
 458     tty-&gt;cr();
 459   }
 460   // Print some instructions around pc:
 461   Disassembler::decode((address)eip-64, (address)eip);
 462   tty-&gt;print_cr(&quot;--------&quot;);
 463   Disassembler::decode((address)eip, (address)eip+32);
 464 }
 465 
 466 void MacroAssembler::stop(const char* msg) {
 467   ExternalAddress message((address)msg);
 468   // push address of message
 469   pushptr(message.addr());
 470   { Label L; call(L, relocInfo::none); bind(L); }     // push eip
 471   pusha();                                            // push registers
 472   call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug32)));
 473   hlt();
 474 }
 475 
 476 void MacroAssembler::warn(const char* msg) {
 477   push_CPU_state();
 478 
 479   ExternalAddress message((address) msg);
 480   // push address of message
 481   pushptr(message.addr());
 482 
 483   call(RuntimeAddress(CAST_FROM_FN_PTR(address, warning)));
 484   addl(rsp, wordSize);       // discard argument
 485   pop_CPU_state();
 486 }
 487 
 488 void MacroAssembler::print_state() {
 489   { Label L; call(L, relocInfo::none); bind(L); }     // push eip
 490   pusha();                                            // push registers
 491 
 492   push_CPU_state();
 493   call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::print_state32)));
 494   pop_CPU_state();
 495 
 496   popa();
 497   addl(rsp, wordSize);
 498 }
 499 
 500 #else // _LP64
 501 
 502 // 64 bit versions
 503 
 504 Address MacroAssembler::as_Address(AddressLiteral adr) {
 505   // amd64 always does this as a pc-rel
 506   // we can be absolute or disp based on the instruction type
 507   // jmp/call are displacements others are absolute
 508   assert(!adr.is_lval(), &quot;must be rval&quot;);
 509   assert(reachable(adr), &quot;must be&quot;);
 510   return Address((int32_t)(intptr_t)(adr.target() - pc()), adr.target(), adr.reloc());
 511 
 512 }
 513 
 514 Address MacroAssembler::as_Address(ArrayAddress adr) {
 515   AddressLiteral base = adr.base();
 516   lea(rscratch1, base);
 517   Address index = adr.index();
 518   assert(index._disp == 0, &quot;must not have disp&quot;); // maybe it can?
 519   Address array(rscratch1, index._index, index._scale, index._disp);
 520   return array;
 521 }
 522 
 523 void MacroAssembler::call_VM_leaf_base(address entry_point, int num_args) {
 524   Label L, E;
 525 
 526 #ifdef _WIN64
 527   // Windows always allocates space for it&#39;s register args
 528   assert(num_args &lt;= 4, &quot;only register arguments supported&quot;);
 529   subq(rsp,  frame::arg_reg_save_area_bytes);
 530 #endif
 531 
 532   // Align stack if necessary
 533   testl(rsp, 15);
 534   jcc(Assembler::zero, L);
 535 
 536   subq(rsp, 8);
 537   {
 538     call(RuntimeAddress(entry_point));
 539   }
 540   addq(rsp, 8);
 541   jmp(E);
 542 
 543   bind(L);
 544   {
 545     call(RuntimeAddress(entry_point));
 546   }
 547 
 548   bind(E);
 549 
 550 #ifdef _WIN64
 551   // restore stack pointer
 552   addq(rsp, frame::arg_reg_save_area_bytes);
 553 #endif
 554 
 555 }
 556 
 557 void MacroAssembler::cmp64(Register src1, AddressLiteral src2) {
 558   assert(!src2.is_lval(), &quot;should use cmpptr&quot;);
 559 
 560   if (reachable(src2)) {
 561     cmpq(src1, as_Address(src2));
 562   } else {
 563     lea(rscratch1, src2);
 564     Assembler::cmpq(src1, Address(rscratch1, 0));
 565   }
 566 }
 567 
 568 int MacroAssembler::corrected_idivq(Register reg) {
 569   // Full implementation of Java ldiv and lrem; checks for special
 570   // case as described in JVM spec., p.243 &amp; p.271.  The function
 571   // returns the (pc) offset of the idivl instruction - may be needed
 572   // for implicit exceptions.
 573   //
 574   //         normal case                           special case
 575   //
 576   // input : rax: dividend                         min_long
 577   //         reg: divisor   (may not be eax/edx)   -1
 578   //
 579   // output: rax: quotient  (= rax idiv reg)       min_long
 580   //         rdx: remainder (= rax irem reg)       0
 581   assert(reg != rax &amp;&amp; reg != rdx, &quot;reg cannot be rax or rdx register&quot;);
 582   static const int64_t min_long = 0x8000000000000000;
 583   Label normal_case, special_case;
 584 
 585   // check for special case
 586   cmp64(rax, ExternalAddress((address) &amp;min_long));
 587   jcc(Assembler::notEqual, normal_case);
 588   xorl(rdx, rdx); // prepare rdx for possible special case (where
 589                   // remainder = 0)
 590   cmpq(reg, -1);
 591   jcc(Assembler::equal, special_case);
 592 
 593   // handle normal case
 594   bind(normal_case);
 595   cdqq();
 596   int idivq_offset = offset();
 597   idivq(reg);
 598 
 599   // normal and special case exit
 600   bind(special_case);
 601 
 602   return idivq_offset;
 603 }
 604 
 605 void MacroAssembler::decrementq(Register reg, int value) {
 606   if (value == min_jint) { subq(reg, value); return; }
 607   if (value &lt;  0) { incrementq(reg, -value); return; }
 608   if (value == 0) {                        ; return; }
 609   if (value == 1 &amp;&amp; UseIncDec) { decq(reg) ; return; }
 610   /* else */      { subq(reg, value)       ; return; }
 611 }
 612 
 613 void MacroAssembler::decrementq(Address dst, int value) {
 614   if (value == min_jint) { subq(dst, value); return; }
 615   if (value &lt;  0) { incrementq(dst, -value); return; }
 616   if (value == 0) {                        ; return; }
 617   if (value == 1 &amp;&amp; UseIncDec) { decq(dst) ; return; }
 618   /* else */      { subq(dst, value)       ; return; }
 619 }
 620 
 621 void MacroAssembler::incrementq(AddressLiteral dst) {
 622   if (reachable(dst)) {
 623     incrementq(as_Address(dst));
 624   } else {
 625     lea(rscratch1, dst);
 626     incrementq(Address(rscratch1, 0));
 627   }
 628 }
 629 
 630 void MacroAssembler::incrementq(Register reg, int value) {
 631   if (value == min_jint) { addq(reg, value); return; }
 632   if (value &lt;  0) { decrementq(reg, -value); return; }
 633   if (value == 0) {                        ; return; }
 634   if (value == 1 &amp;&amp; UseIncDec) { incq(reg) ; return; }
 635   /* else */      { addq(reg, value)       ; return; }
 636 }
 637 
 638 void MacroAssembler::incrementq(Address dst, int value) {
 639   if (value == min_jint) { addq(dst, value); return; }
 640   if (value &lt;  0) { decrementq(dst, -value); return; }
 641   if (value == 0) {                        ; return; }
 642   if (value == 1 &amp;&amp; UseIncDec) { incq(dst) ; return; }
 643   /* else */      { addq(dst, value)       ; return; }
 644 }
 645 
 646 // 32bit can do a case table jump in one instruction but we no longer allow the base
 647 // to be installed in the Address class
 648 void MacroAssembler::jump(ArrayAddress entry) {
 649   lea(rscratch1, entry.base());
 650   Address dispatch = entry.index();
 651   assert(dispatch._base == noreg, &quot;must be&quot;);
 652   dispatch._base = rscratch1;
 653   jmp(dispatch);
 654 }
 655 
 656 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) {
 657   ShouldNotReachHere(); // 64bit doesn&#39;t use two regs
 658   cmpq(x_lo, y_lo);
 659 }
 660 
 661 void MacroAssembler::lea(Register dst, AddressLiteral src) {
 662     mov_literal64(dst, (intptr_t)src.target(), src.rspec());
 663 }
 664 
 665 void MacroAssembler::lea(Address dst, AddressLiteral adr) {
 666   mov_literal64(rscratch1, (intptr_t)adr.target(), adr.rspec());
 667   movptr(dst, rscratch1);
 668 }
 669 
 670 void MacroAssembler::leave() {
 671   // %%% is this really better? Why not on 32bit too?
 672   emit_int8((unsigned char)0xC9); // LEAVE
 673 }
 674 
 675 void MacroAssembler::lneg(Register hi, Register lo) {
 676   ShouldNotReachHere(); // 64bit doesn&#39;t use two regs
 677   negq(lo);
 678 }
 679 
 680 void MacroAssembler::movoop(Register dst, jobject obj) {
 681   mov_literal64(dst, (intptr_t)obj, oop_Relocation::spec_for_immediate());
 682 }
 683 
 684 void MacroAssembler::movoop(Address dst, jobject obj) {
 685   mov_literal64(rscratch1, (intptr_t)obj, oop_Relocation::spec_for_immediate());
 686   movq(dst, rscratch1);
 687 }
 688 
 689 void MacroAssembler::mov_metadata(Register dst, Metadata* obj) {
 690   mov_literal64(dst, (intptr_t)obj, metadata_Relocation::spec_for_immediate());
 691 }
 692 
 693 void MacroAssembler::mov_metadata(Address dst, Metadata* obj) {
 694   mov_literal64(rscratch1, (intptr_t)obj, metadata_Relocation::spec_for_immediate());
 695   movq(dst, rscratch1);
 696 }
 697 
 698 void MacroAssembler::movptr(Register dst, AddressLiteral src, Register scratch) {
 699   if (src.is_lval()) {
 700     mov_literal64(dst, (intptr_t)src.target(), src.rspec());
 701   } else {
 702     if (reachable(src)) {
 703       movq(dst, as_Address(src));
 704     } else {
 705       lea(scratch, src);
 706       movq(dst, Address(scratch, 0));
 707     }
 708   }
 709 }
 710 
 711 void MacroAssembler::movptr(ArrayAddress dst, Register src) {
 712   movq(as_Address(dst), src);
 713 }
 714 
 715 void MacroAssembler::movptr(Register dst, ArrayAddress src) {
 716   movq(dst, as_Address(src));
 717 }
 718 
 719 // src should NEVER be a real pointer. Use AddressLiteral for true pointers
 720 void MacroAssembler::movptr(Address dst, intptr_t src) {
 721   mov64(rscratch1, src);
 722   movq(dst, rscratch1);
 723 }
 724 
 725 // These are mostly for initializing NULL
 726 void MacroAssembler::movptr(Address dst, int32_t src) {
 727   movslq(dst, src);
 728 }
 729 
 730 void MacroAssembler::movptr(Register dst, int32_t src) {
 731   mov64(dst, (intptr_t)src);
 732 }
 733 
 734 void MacroAssembler::pushoop(jobject obj) {
 735   movoop(rscratch1, obj);
 736   push(rscratch1);
 737 }
 738 
 739 void MacroAssembler::pushklass(Metadata* obj) {
 740   mov_metadata(rscratch1, obj);
 741   push(rscratch1);
 742 }
 743 
 744 void MacroAssembler::pushptr(AddressLiteral src) {
 745   lea(rscratch1, src);
 746   if (src.is_lval()) {
 747     push(rscratch1);
 748   } else {
 749     pushq(Address(rscratch1, 0));
 750   }
 751 }
 752 
 753 void MacroAssembler::reset_last_Java_frame(bool clear_fp) {
 754   // we must set sp to zero to clear frame
 755   movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), NULL_WORD);
 756   // must clear fp, so that compiled frames are not confused; it is
 757   // possible that we need it only for debugging
 758   if (clear_fp) {
 759     movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()), NULL_WORD);
 760   }
 761 
 762   // Always clear the pc because it could have been set by make_walkable()
 763   movptr(Address(r15_thread, JavaThread::last_Java_pc_offset()), NULL_WORD);
 764   vzeroupper();
 765 }
 766 
 767 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 768                                          Register last_java_fp,
 769                                          address  last_java_pc) {
 770   vzeroupper();
 771   // determine last_java_sp register
 772   if (!last_java_sp-&gt;is_valid()) {
 773     last_java_sp = rsp;
 774   }
 775 
 776   // last_java_fp is optional
 777   if (last_java_fp-&gt;is_valid()) {
 778     movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()),
 779            last_java_fp);
 780   }
 781 
 782   // last_java_pc is optional
 783   if (last_java_pc != NULL) {
 784     Address java_pc(r15_thread,
 785                     JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset());
 786     lea(rscratch1, InternalAddress(last_java_pc));
 787     movptr(java_pc, rscratch1);
 788   }
 789 
 790   movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), last_java_sp);
 791 }
 792 
 793 static void pass_arg0(MacroAssembler* masm, Register arg) {
 794   if (c_rarg0 != arg ) {
 795     masm-&gt;mov(c_rarg0, arg);
 796   }
 797 }
 798 
 799 static void pass_arg1(MacroAssembler* masm, Register arg) {
 800   if (c_rarg1 != arg ) {
 801     masm-&gt;mov(c_rarg1, arg);
 802   }
 803 }
 804 
 805 static void pass_arg2(MacroAssembler* masm, Register arg) {
 806   if (c_rarg2 != arg ) {
 807     masm-&gt;mov(c_rarg2, arg);
 808   }
 809 }
 810 
 811 static void pass_arg3(MacroAssembler* masm, Register arg) {
 812   if (c_rarg3 != arg ) {
 813     masm-&gt;mov(c_rarg3, arg);
 814   }
 815 }
 816 
 817 void MacroAssembler::stop(const char* msg) {
 818   if (ShowMessageBoxOnError) {
 819     address rip = pc();
 820     pusha(); // get regs on stack
 821     lea(c_rarg1, InternalAddress(rip));
 822     movq(c_rarg2, rsp); // pass pointer to regs array
 823   }
 824   lea(c_rarg0, ExternalAddress((address) msg));
 825   andq(rsp, -16); // align stack as required by ABI
 826   call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug64)));
 827   hlt();
 828 }
 829 
 830 void MacroAssembler::warn(const char* msg) {
 831   push(rbp);
 832   movq(rbp, rsp);
 833   andq(rsp, -16);     // align stack as required by push_CPU_state and call
 834   push_CPU_state();   // keeps alignment at 16 bytes
 835   lea(c_rarg0, ExternalAddress((address) msg));
 836   lea(rax, ExternalAddress(CAST_FROM_FN_PTR(address, warning)));
 837   call(rax);
 838   pop_CPU_state();
 839   mov(rsp, rbp);
 840   pop(rbp);
 841 }
 842 
 843 void MacroAssembler::print_state() {
 844   address rip = pc();
 845   pusha();            // get regs on stack
 846   push(rbp);
 847   movq(rbp, rsp);
 848   andq(rsp, -16);     // align stack as required by push_CPU_state and call
 849   push_CPU_state();   // keeps alignment at 16 bytes
 850 
 851   lea(c_rarg0, InternalAddress(rip));
 852   lea(c_rarg1, Address(rbp, wordSize)); // pass pointer to regs array
 853   call_VM_leaf(CAST_FROM_FN_PTR(address, MacroAssembler::print_state64), c_rarg0, c_rarg1);
 854 
 855   pop_CPU_state();
 856   mov(rsp, rbp);
 857   pop(rbp);
 858   popa();
 859 }
 860 
 861 #ifndef PRODUCT
 862 extern &quot;C&quot; void findpc(intptr_t x);
 863 #endif
 864 
 865 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[]) {
 866   // In order to get locks to work, we need to fake a in_VM state
 867   if (ShowMessageBoxOnError) {
 868     JavaThread* thread = JavaThread::current();
 869     JavaThreadState saved_state = thread-&gt;thread_state();
 870     thread-&gt;set_thread_state(_thread_in_vm);
 871 #ifndef PRODUCT
 872     if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
 873       ttyLocker ttyl;
 874       BytecodeCounter::print();
 875     }
 876 #endif
 877     // To see where a verify_oop failed, get $ebx+40/X for this frame.
 878     // XXX correct this offset for amd64
 879     // This is the value of eip which points to where verify_oop will return.
 880     if (os::message_box(msg, &quot;Execution stopped, print registers?&quot;)) {
 881       print_state64(pc, regs);
 882       BREAKPOINT;
 883     }
 884   }
 885   fatal(&quot;DEBUG MESSAGE: %s&quot;, msg);
 886 }
 887 
 888 void MacroAssembler::print_state64(int64_t pc, int64_t regs[]) {
 889   ttyLocker ttyl;
 890   FlagSetting fs(Debugging, true);
 891   tty-&gt;print_cr(&quot;rip = 0x%016lx&quot;, (intptr_t)pc);
 892 #ifndef PRODUCT
 893   tty-&gt;cr();
 894   findpc(pc);
 895   tty-&gt;cr();
 896 #endif
 897 #define PRINT_REG(rax, value) \
 898   { tty-&gt;print(&quot;%s = &quot;, #rax); os::print_location(tty, value); }
 899   PRINT_REG(rax, regs[15]);
 900   PRINT_REG(rbx, regs[12]);
 901   PRINT_REG(rcx, regs[14]);
 902   PRINT_REG(rdx, regs[13]);
 903   PRINT_REG(rdi, regs[8]);
 904   PRINT_REG(rsi, regs[9]);
 905   PRINT_REG(rbp, regs[10]);
 906   PRINT_REG(rsp, regs[11]);
 907   PRINT_REG(r8 , regs[7]);
 908   PRINT_REG(r9 , regs[6]);
 909   PRINT_REG(r10, regs[5]);
 910   PRINT_REG(r11, regs[4]);
 911   PRINT_REG(r12, regs[3]);
 912   PRINT_REG(r13, regs[2]);
 913   PRINT_REG(r14, regs[1]);
 914   PRINT_REG(r15, regs[0]);
 915 #undef PRINT_REG
 916   // Print some words near top of staack.
 917   int64_t* rsp = (int64_t*) regs[11];
 918   int64_t* dump_sp = rsp;
 919   for (int col1 = 0; col1 &lt; 8; col1++) {
 920     tty-&gt;print(&quot;(rsp+0x%03x) 0x%016lx: &quot;, (int)((intptr_t)dump_sp - (intptr_t)rsp), (intptr_t)dump_sp);
 921     os::print_location(tty, *dump_sp++);
 922   }
 923   for (int row = 0; row &lt; 25; row++) {
 924     tty-&gt;print(&quot;(rsp+0x%03x) 0x%016lx: &quot;, (int)((intptr_t)dump_sp - (intptr_t)rsp), (intptr_t)dump_sp);
 925     for (int col = 0; col &lt; 4; col++) {
 926       tty-&gt;print(&quot; 0x%016lx&quot;, (intptr_t)*dump_sp++);
 927     }
 928     tty-&gt;cr();
 929   }
 930   // Print some instructions around pc:
 931   Disassembler::decode((address)pc-64, (address)pc);
 932   tty-&gt;print_cr(&quot;--------&quot;);
 933   Disassembler::decode((address)pc, (address)pc+32);
 934 }
 935 
 936 #endif // _LP64
 937 
 938 // Now versions that are common to 32/64 bit
 939 
 940 void MacroAssembler::addptr(Register dst, int32_t imm32) {
 941   LP64_ONLY(addq(dst, imm32)) NOT_LP64(addl(dst, imm32));
 942 }
 943 
 944 void MacroAssembler::addptr(Register dst, Register src) {
 945   LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src));
 946 }
 947 
 948 void MacroAssembler::addptr(Address dst, Register src) {
 949   LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src));
 950 }
 951 
 952 void MacroAssembler::addsd(XMMRegister dst, AddressLiteral src) {
 953   if (reachable(src)) {
 954     Assembler::addsd(dst, as_Address(src));
 955   } else {
 956     lea(rscratch1, src);
 957     Assembler::addsd(dst, Address(rscratch1, 0));
 958   }
 959 }
 960 
 961 void MacroAssembler::addss(XMMRegister dst, AddressLiteral src) {
 962   if (reachable(src)) {
 963     addss(dst, as_Address(src));
 964   } else {
 965     lea(rscratch1, src);
 966     addss(dst, Address(rscratch1, 0));
 967   }
 968 }
 969 
 970 void MacroAssembler::addpd(XMMRegister dst, AddressLiteral src) {
 971   if (reachable(src)) {
 972     Assembler::addpd(dst, as_Address(src));
 973   } else {
 974     lea(rscratch1, src);
 975     Assembler::addpd(dst, Address(rscratch1, 0));
 976   }
 977 }
 978 
 979 void MacroAssembler::align(int modulus) {
 980   align(modulus, offset());
 981 }
 982 
 983 void MacroAssembler::align(int modulus, int target) {
 984   if (target % modulus != 0) {
 985     nop(modulus - (target % modulus));
 986   }
 987 }
 988 
 989 void MacroAssembler::andpd(XMMRegister dst, AddressLiteral src, Register scratch_reg) {
 990   // Used in sign-masking with aligned address.
 991   assert((UseAVX &gt; 0) || (((intptr_t)src.target() &amp; 15) == 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
 992   if (reachable(src)) {
 993     Assembler::andpd(dst, as_Address(src));
 994   } else {
 995     lea(scratch_reg, src);
 996     Assembler::andpd(dst, Address(scratch_reg, 0));
 997   }
 998 }
 999 
1000 void MacroAssembler::andps(XMMRegister dst, AddressLiteral src, Register scratch_reg) {
1001   // Used in sign-masking with aligned address.
1002   assert((UseAVX &gt; 0) || (((intptr_t)src.target() &amp; 15) == 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
1003   if (reachable(src)) {
1004     Assembler::andps(dst, as_Address(src));
1005   } else {
1006     lea(scratch_reg, src);
1007     Assembler::andps(dst, Address(scratch_reg, 0));
1008   }
1009 }
1010 
1011 void MacroAssembler::andptr(Register dst, int32_t imm32) {
1012   LP64_ONLY(andq(dst, imm32)) NOT_LP64(andl(dst, imm32));
1013 }
1014 
1015 void MacroAssembler::atomic_incl(Address counter_addr) {
1016   lock();
1017   incrementl(counter_addr);
1018 }
1019 
1020 void MacroAssembler::atomic_incl(AddressLiteral counter_addr, Register scr) {
1021   if (reachable(counter_addr)) {
1022     atomic_incl(as_Address(counter_addr));
1023   } else {
1024     lea(scr, counter_addr);
1025     atomic_incl(Address(scr, 0));
1026   }
1027 }
1028 
1029 #ifdef _LP64
1030 void MacroAssembler::atomic_incq(Address counter_addr) {
1031   lock();
1032   incrementq(counter_addr);
1033 }
1034 
1035 void MacroAssembler::atomic_incq(AddressLiteral counter_addr, Register scr) {
1036   if (reachable(counter_addr)) {
1037     atomic_incq(as_Address(counter_addr));
1038   } else {
1039     lea(scr, counter_addr);
1040     atomic_incq(Address(scr, 0));
1041   }
1042 }
1043 #endif
1044 
1045 // Writes to stack successive pages until offset reached to check for
1046 // stack overflow + shadow pages.  This clobbers tmp.
1047 void MacroAssembler::bang_stack_size(Register size, Register tmp) {
1048   movptr(tmp, rsp);
1049   // Bang stack for total size given plus shadow page size.
1050   // Bang one page at a time because large size can bang beyond yellow and
1051   // red zones.
1052   Label loop;
1053   bind(loop);
1054   movl(Address(tmp, (-os::vm_page_size())), size );
1055   subptr(tmp, os::vm_page_size());
1056   subl(size, os::vm_page_size());
1057   jcc(Assembler::greater, loop);
1058 
1059   // Bang down shadow pages too.
1060   // At this point, (tmp-0) is the last address touched, so don&#39;t
1061   // touch it again.  (It was touched as (tmp-pagesize) but then tmp
1062   // was post-decremented.)  Skip this address by starting at i=1, and
1063   // touch a few more pages below.  N.B.  It is important to touch all
1064   // the way down including all pages in the shadow zone.
1065   for (int i = 1; i &lt; ((int)JavaThread::stack_shadow_zone_size() / os::vm_page_size()); i++) {
1066     // this could be any sized move but this is can be a debugging crumb
1067     // so the bigger the better.
1068     movptr(Address(tmp, (-i*os::vm_page_size())), size );
1069   }
1070 }
1071 
1072 void MacroAssembler::reserved_stack_check() {
1073     // testing if reserved zone needs to be enabled
1074     Label no_reserved_zone_enabling;
1075     Register thread = NOT_LP64(rsi) LP64_ONLY(r15_thread);
1076     NOT_LP64(get_thread(rsi);)
1077 
1078     cmpptr(rsp, Address(thread, JavaThread::reserved_stack_activation_offset()));
1079     jcc(Assembler::below, no_reserved_zone_enabling);
1080 
1081     call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::enable_stack_reserved_zone), thread);
1082     jump(RuntimeAddress(StubRoutines::throw_delayed_StackOverflowError_entry()));
1083     should_not_reach_here();
1084 
1085     bind(no_reserved_zone_enabling);
1086 }
1087 
1088 int MacroAssembler::biased_locking_enter(Register lock_reg,
1089                                          Register obj_reg,
1090                                          Register swap_reg,
1091                                          Register tmp_reg,
1092                                          bool swap_reg_contains_mark,
1093                                          Label&amp; done,
1094                                          Label* slow_case,
1095                                          BiasedLockingCounters* counters) {
1096   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
1097   assert(swap_reg == rax, &quot;swap_reg must be rax for cmpxchgq&quot;);
1098   assert(tmp_reg != noreg, &quot;tmp_reg must be supplied&quot;);
1099   assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg);
1100   assert(markWord::age_shift == markWord::lock_bits + markWord::biased_lock_bits, &quot;biased locking makes assumptions about bit layout&quot;);
1101   Address mark_addr      (obj_reg, oopDesc::mark_offset_in_bytes());
1102   NOT_LP64( Address saved_mark_addr(lock_reg, 0); )
1103 
1104   if (PrintBiasedLockingStatistics &amp;&amp; counters == NULL) {
1105     counters = BiasedLocking::counters();
1106   }
1107   // Biased locking
1108   // See whether the lock is currently biased toward our thread and
1109   // whether the epoch is still valid
1110   // Note that the runtime guarantees sufficient alignment of JavaThread
1111   // pointers to allow age to be placed into low bits
1112   // First check to see whether biasing is even enabled for this object
1113   Label cas_label;
1114   int null_check_offset = -1;
1115   if (!swap_reg_contains_mark) {
1116     null_check_offset = offset();
1117     movptr(swap_reg, mark_addr);
1118   }
1119   movptr(tmp_reg, swap_reg);
1120   andptr(tmp_reg, markWord::biased_lock_mask_in_place);
1121   cmpptr(tmp_reg, markWord::biased_lock_pattern);
1122   jcc(Assembler::notEqual, cas_label);
1123   // The bias pattern is present in the object&#39;s header. Need to check
1124   // whether the bias owner and the epoch are both still current.
1125 #ifndef _LP64
1126   // Note that because there is no current thread register on x86_32 we
1127   // need to store off the mark word we read out of the object to
1128   // avoid reloading it and needing to recheck invariants below. This
1129   // store is unfortunate but it makes the overall code shorter and
1130   // simpler.
1131   movptr(saved_mark_addr, swap_reg);
1132 #endif
1133   if (swap_reg_contains_mark) {
1134     null_check_offset = offset();
1135   }
1136   load_prototype_header(tmp_reg, obj_reg);
1137 #ifdef _LP64
1138   orptr(tmp_reg, r15_thread);
1139   xorptr(tmp_reg, swap_reg);
1140   Register header_reg = tmp_reg;
1141 #else
1142   xorptr(tmp_reg, swap_reg);
1143   get_thread(swap_reg);
1144   xorptr(swap_reg, tmp_reg);
1145   Register header_reg = swap_reg;
1146 #endif
1147   andptr(header_reg, ~((int) markWord::age_mask_in_place));
1148   if (counters != NULL) {
1149     cond_inc32(Assembler::zero,
1150                ExternalAddress((address) counters-&gt;biased_lock_entry_count_addr()));
1151   }
1152   jcc(Assembler::equal, done);
1153 
1154   Label try_revoke_bias;
1155   Label try_rebias;
1156 
1157   // At this point we know that the header has the bias pattern and
1158   // that we are not the bias owner in the current epoch. We need to
1159   // figure out more details about the state of the header in order to
1160   // know what operations can be legally performed on the object&#39;s
1161   // header.
1162 
1163   // If the low three bits in the xor result aren&#39;t clear, that means
1164   // the prototype header is no longer biased and we have to revoke
1165   // the bias on this object.
1166   testptr(header_reg, markWord::biased_lock_mask_in_place);
1167   jccb(Assembler::notZero, try_revoke_bias);
1168 
1169   // Biasing is still enabled for this data type. See whether the
1170   // epoch of the current bias is still valid, meaning that the epoch
1171   // bits of the mark word are equal to the epoch bits of the
1172   // prototype header. (Note that the prototype header&#39;s epoch bits
1173   // only change at a safepoint.) If not, attempt to rebias the object
1174   // toward the current thread. Note that we must be absolutely sure
1175   // that the current epoch is invalid in order to do this because
1176   // otherwise the manipulations it performs on the mark word are
1177   // illegal.
1178   testptr(header_reg, markWord::epoch_mask_in_place);
1179   jccb(Assembler::notZero, try_rebias);
1180 
1181   // The epoch of the current bias is still valid but we know nothing
1182   // about the owner; it might be set or it might be clear. Try to
1183   // acquire the bias of the object using an atomic operation. If this
1184   // fails we will go in to the runtime to revoke the object&#39;s bias.
1185   // Note that we first construct the presumed unbiased header so we
1186   // don&#39;t accidentally blow away another thread&#39;s valid bias.
1187   NOT_LP64( movptr(swap_reg, saved_mark_addr); )
1188   andptr(swap_reg,
1189          markWord::biased_lock_mask_in_place | markWord::age_mask_in_place | markWord::epoch_mask_in_place);
1190 #ifdef _LP64
1191   movptr(tmp_reg, swap_reg);
1192   orptr(tmp_reg, r15_thread);
1193 #else
1194   get_thread(tmp_reg);
1195   orptr(tmp_reg, swap_reg);
1196 #endif
1197   lock();
1198   cmpxchgptr(tmp_reg, mark_addr); // compare tmp_reg and swap_reg
1199   // If the biasing toward our thread failed, this means that
1200   // another thread succeeded in biasing it toward itself and we
1201   // need to revoke that bias. The revocation will occur in the
1202   // interpreter runtime in the slow case.
1203   if (counters != NULL) {
1204     cond_inc32(Assembler::zero,
1205                ExternalAddress((address) counters-&gt;anonymously_biased_lock_entry_count_addr()));
1206   }
1207   if (slow_case != NULL) {
1208     jcc(Assembler::notZero, *slow_case);
1209   }
1210   jmp(done);
1211 
1212   bind(try_rebias);
1213   // At this point we know the epoch has expired, meaning that the
1214   // current &quot;bias owner&quot;, if any, is actually invalid. Under these
1215   // circumstances _only_, we are allowed to use the current header&#39;s
1216   // value as the comparison value when doing the cas to acquire the
1217   // bias in the current epoch. In other words, we allow transfer of
1218   // the bias from one thread to another directly in this situation.
1219   //
1220   // FIXME: due to a lack of registers we currently blow away the age
1221   // bits in this situation. Should attempt to preserve them.
1222   load_prototype_header(tmp_reg, obj_reg);
1223 #ifdef _LP64
1224   orptr(tmp_reg, r15_thread);
1225 #else
1226   get_thread(swap_reg);
1227   orptr(tmp_reg, swap_reg);
1228   movptr(swap_reg, saved_mark_addr);
1229 #endif
1230   lock();
1231   cmpxchgptr(tmp_reg, mark_addr); // compare tmp_reg and swap_reg
1232   // If the biasing toward our thread failed, then another thread
1233   // succeeded in biasing it toward itself and we need to revoke that
1234   // bias. The revocation will occur in the runtime in the slow case.
1235   if (counters != NULL) {
1236     cond_inc32(Assembler::zero,
1237                ExternalAddress((address) counters-&gt;rebiased_lock_entry_count_addr()));
1238   }
1239   if (slow_case != NULL) {
1240     jcc(Assembler::notZero, *slow_case);
1241   }
1242   jmp(done);
1243 
1244   bind(try_revoke_bias);
1245   // The prototype mark in the klass doesn&#39;t have the bias bit set any
1246   // more, indicating that objects of this data type are not supposed
1247   // to be biased any more. We are going to try to reset the mark of
1248   // this object to the prototype value and fall through to the
1249   // CAS-based locking scheme. Note that if our CAS fails, it means
1250   // that another thread raced us for the privilege of revoking the
1251   // bias of this particular object, so it&#39;s okay to continue in the
1252   // normal locking code.
1253   //
1254   // FIXME: due to a lack of registers we currently blow away the age
1255   // bits in this situation. Should attempt to preserve them.
1256   NOT_LP64( movptr(swap_reg, saved_mark_addr); )
1257   load_prototype_header(tmp_reg, obj_reg);
1258   lock();
1259   cmpxchgptr(tmp_reg, mark_addr); // compare tmp_reg and swap_reg
1260   // Fall through to the normal CAS-based lock, because no matter what
1261   // the result of the above CAS, some thread must have succeeded in
1262   // removing the bias bit from the object&#39;s header.
1263   if (counters != NULL) {
1264     cond_inc32(Assembler::zero,
1265                ExternalAddress((address) counters-&gt;revoked_lock_entry_count_addr()));
1266   }
1267 
1268   bind(cas_label);
1269 
1270   return null_check_offset;
1271 }
1272 
1273 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label&amp; done) {
1274   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
1275 
1276   // Check for biased locking unlock case, which is a no-op
1277   // Note: we do not have to check the thread ID for two reasons.
1278   // First, the interpreter checks for IllegalMonitorStateException at
1279   // a higher level. Second, if the bias was revoked while we held the
1280   // lock, the object could not be rebiased toward another thread, so
1281   // the bias bit would be clear.
1282   movptr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
1283   andptr(temp_reg, markWord::biased_lock_mask_in_place);
1284   cmpptr(temp_reg, markWord::biased_lock_pattern);
1285   jcc(Assembler::equal, done);
1286 }
1287 
1288 void MacroAssembler::c2bool(Register x) {
1289   // implements x == 0 ? 0 : 1
1290   // note: must only look at least-significant byte of x
1291   //       since C-style booleans are stored in one byte
1292   //       only! (was bug)
1293   andl(x, 0xFF);
1294   setb(Assembler::notZero, x);
1295 }
1296 
1297 // Wouldn&#39;t need if AddressLiteral version had new name
1298 void MacroAssembler::call(Label&amp; L, relocInfo::relocType rtype) {
1299   Assembler::call(L, rtype);
1300 }
1301 
1302 void MacroAssembler::call(Register entry) {
1303   Assembler::call(entry);
1304 }
1305 
1306 void MacroAssembler::call(AddressLiteral entry) {
1307   if (reachable(entry)) {
1308     Assembler::call_literal(entry.target(), entry.rspec());
1309   } else {
1310     lea(rscratch1, entry);
1311     Assembler::call(rscratch1);
1312   }
1313 }
1314 
1315 void MacroAssembler::ic_call(address entry, jint method_index) {
1316   RelocationHolder rh = virtual_call_Relocation::spec(pc(), method_index);
1317   movptr(rax, (intptr_t)Universe::non_oop_word());
1318   call(AddressLiteral(entry, rh));
1319 }
1320 
1321 // Implementation of call_VM versions
1322 
1323 void MacroAssembler::call_VM(Register oop_result,
1324                              address entry_point,
1325                              bool check_exceptions) {
1326   Label C, E;
1327   call(C, relocInfo::none);
1328   jmp(E);
1329 
1330   bind(C);
1331   call_VM_helper(oop_result, entry_point, 0, check_exceptions);
1332   ret(0);
1333 
1334   bind(E);
1335 }
1336 
1337 void MacroAssembler::call_VM(Register oop_result,
1338                              address entry_point,
1339                              Register arg_1,
1340                              bool check_exceptions) {
1341   Label C, E;
1342   call(C, relocInfo::none);
1343   jmp(E);
1344 
1345   bind(C);
1346   pass_arg1(this, arg_1);
1347   call_VM_helper(oop_result, entry_point, 1, check_exceptions);
1348   ret(0);
1349 
1350   bind(E);
1351 }
1352 
1353 void MacroAssembler::call_VM(Register oop_result,
1354                              address entry_point,
1355                              Register arg_1,
1356                              Register arg_2,
1357                              bool check_exceptions) {
1358   Label C, E;
1359   call(C, relocInfo::none);
1360   jmp(E);
1361 
1362   bind(C);
1363 
1364   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1365 
1366   pass_arg2(this, arg_2);
1367   pass_arg1(this, arg_1);
1368   call_VM_helper(oop_result, entry_point, 2, check_exceptions);
1369   ret(0);
1370 
1371   bind(E);
1372 }
1373 
1374 void MacroAssembler::call_VM(Register oop_result,
1375                              address entry_point,
1376                              Register arg_1,
1377                              Register arg_2,
1378                              Register arg_3,
1379                              bool check_exceptions) {
1380   Label C, E;
1381   call(C, relocInfo::none);
1382   jmp(E);
1383 
1384   bind(C);
1385 
1386   LP64_ONLY(assert(arg_1 != c_rarg3, &quot;smashed arg&quot;));
1387   LP64_ONLY(assert(arg_2 != c_rarg3, &quot;smashed arg&quot;));
1388   pass_arg3(this, arg_3);
1389 
1390   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1391   pass_arg2(this, arg_2);
1392 
1393   pass_arg1(this, arg_1);
1394   call_VM_helper(oop_result, entry_point, 3, check_exceptions);
1395   ret(0);
1396 
1397   bind(E);
1398 }
1399 
1400 void MacroAssembler::call_VM(Register oop_result,
1401                              Register last_java_sp,
1402                              address entry_point,
1403                              int number_of_arguments,
1404                              bool check_exceptions) {
1405   Register thread = LP64_ONLY(r15_thread) NOT_LP64(noreg);
1406   call_VM_base(oop_result, thread, last_java_sp, entry_point, number_of_arguments, check_exceptions);
1407 }
1408 
1409 void MacroAssembler::call_VM(Register oop_result,
1410                              Register last_java_sp,
1411                              address entry_point,
1412                              Register arg_1,
1413                              bool check_exceptions) {
1414   pass_arg1(this, arg_1);
1415   call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
1416 }
1417 
1418 void MacroAssembler::call_VM(Register oop_result,
1419                              Register last_java_sp,
1420                              address entry_point,
1421                              Register arg_1,
1422                              Register arg_2,
1423                              bool check_exceptions) {
1424 
1425   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1426   pass_arg2(this, arg_2);
1427   pass_arg1(this, arg_1);
1428   call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
1429 }
1430 
1431 void MacroAssembler::call_VM(Register oop_result,
1432                              Register last_java_sp,
1433                              address entry_point,
1434                              Register arg_1,
1435                              Register arg_2,
1436                              Register arg_3,
1437                              bool check_exceptions) {
1438   LP64_ONLY(assert(arg_1 != c_rarg3, &quot;smashed arg&quot;));
1439   LP64_ONLY(assert(arg_2 != c_rarg3, &quot;smashed arg&quot;));
1440   pass_arg3(this, arg_3);
1441   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1442   pass_arg2(this, arg_2);
1443   pass_arg1(this, arg_1);
1444   call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
1445 }
1446 
1447 void MacroAssembler::super_call_VM(Register oop_result,
1448                                    Register last_java_sp,
1449                                    address entry_point,
1450                                    int number_of_arguments,
1451                                    bool check_exceptions) {
1452   Register thread = LP64_ONLY(r15_thread) NOT_LP64(noreg);
1453   MacroAssembler::call_VM_base(oop_result, thread, last_java_sp, entry_point, number_of_arguments, check_exceptions);
1454 }
1455 
1456 void MacroAssembler::super_call_VM(Register oop_result,
1457                                    Register last_java_sp,
1458                                    address entry_point,
1459                                    Register arg_1,
1460                                    bool check_exceptions) {
1461   pass_arg1(this, arg_1);
1462   super_call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
1463 }
1464 
1465 void MacroAssembler::super_call_VM(Register oop_result,
1466                                    Register last_java_sp,
1467                                    address entry_point,
1468                                    Register arg_1,
1469                                    Register arg_2,
1470                                    bool check_exceptions) {
1471 
1472   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1473   pass_arg2(this, arg_2);
1474   pass_arg1(this, arg_1);
1475   super_call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
1476 }
1477 
1478 void MacroAssembler::super_call_VM(Register oop_result,
1479                                    Register last_java_sp,
1480                                    address entry_point,
1481                                    Register arg_1,
1482                                    Register arg_2,
1483                                    Register arg_3,
1484                                    bool check_exceptions) {
1485   LP64_ONLY(assert(arg_1 != c_rarg3, &quot;smashed arg&quot;));
1486   LP64_ONLY(assert(arg_2 != c_rarg3, &quot;smashed arg&quot;));
1487   pass_arg3(this, arg_3);
1488   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1489   pass_arg2(this, arg_2);
1490   pass_arg1(this, arg_1);
1491   super_call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
1492 }
1493 
1494 void MacroAssembler::call_VM_base(Register oop_result,
1495                                   Register java_thread,
1496                                   Register last_java_sp,
1497                                   address  entry_point,
1498                                   int      number_of_arguments,
1499                                   bool     check_exceptions) {
1500   // determine java_thread register
1501   if (!java_thread-&gt;is_valid()) {
1502 #ifdef _LP64
1503     java_thread = r15_thread;
1504 #else
1505     java_thread = rdi;
1506     get_thread(java_thread);
1507 #endif // LP64
1508   }
1509   // determine last_java_sp register
1510   if (!last_java_sp-&gt;is_valid()) {
1511     last_java_sp = rsp;
1512   }
1513   // debugging support
1514   assert(number_of_arguments &gt;= 0   , &quot;cannot have negative number of arguments&quot;);
1515   LP64_ONLY(assert(java_thread == r15_thread, &quot;unexpected register&quot;));
1516 #ifdef ASSERT
1517   // TraceBytecodes does not use r12 but saves it over the call, so don&#39;t verify
1518   // r12 is the heapbase.
1519   LP64_ONLY(if ((UseCompressedOops || UseCompressedClassPointers) &amp;&amp; !TraceBytecodes) verify_heapbase(&quot;call_VM_base: heap base corrupted?&quot;);)
1520 #endif // ASSERT
1521 
1522   assert(java_thread != oop_result  , &quot;cannot use the same register for java_thread &amp; oop_result&quot;);
1523   assert(java_thread != last_java_sp, &quot;cannot use the same register for java_thread &amp; last_java_sp&quot;);
1524 
1525   // push java thread (becomes first argument of C function)
1526 
1527   NOT_LP64(push(java_thread); number_of_arguments++);
1528   LP64_ONLY(mov(c_rarg0, r15_thread));
1529 
1530   // set last Java frame before call
1531   assert(last_java_sp != rbp, &quot;can&#39;t use ebp/rbp&quot;);
1532 
1533   // Only interpreter should have to set fp
1534   set_last_Java_frame(java_thread, last_java_sp, rbp, NULL);
1535 
1536   // do the call, remove parameters
1537   MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments);
1538 
1539   // restore the thread (cannot use the pushed argument since arguments
1540   // may be overwritten by C code generated by an optimizing compiler);
1541   // however can use the register value directly if it is callee saved.
1542   if (LP64_ONLY(true ||) java_thread == rdi || java_thread == rsi) {
1543     // rdi &amp; rsi (also r15) are callee saved -&gt; nothing to do
1544 #ifdef ASSERT
1545     guarantee(java_thread != rax, &quot;change this code&quot;);
1546     push(rax);
1547     { Label L;
1548       get_thread(rax);
1549       cmpptr(java_thread, rax);
1550       jcc(Assembler::equal, L);
1551       STOP(&quot;MacroAssembler::call_VM_base: rdi not callee saved?&quot;);
1552       bind(L);
1553     }
1554     pop(rax);
1555 #endif
1556   } else {
1557     get_thread(java_thread);
1558   }
1559   // reset last Java frame
1560   // Only interpreter should have to clear fp
1561   reset_last_Java_frame(java_thread, true);
1562 
1563    // C++ interp handles this in the interpreter
1564   check_and_handle_popframe(java_thread);
1565   check_and_handle_earlyret(java_thread);
1566 
1567   if (check_exceptions) {
1568     // check for pending exceptions (java_thread is set upon return)
1569     cmpptr(Address(java_thread, Thread::pending_exception_offset()), (int32_t) NULL_WORD);
1570 #ifndef _LP64
1571     jump_cc(Assembler::notEqual,
1572             RuntimeAddress(StubRoutines::forward_exception_entry()));
1573 #else
1574     // This used to conditionally jump to forward_exception however it is
1575     // possible if we relocate that the branch will not reach. So we must jump
1576     // around so we can always reach
1577 
1578     Label ok;
1579     jcc(Assembler::equal, ok);
1580     jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
1581     bind(ok);
1582 #endif // LP64
1583   }
1584 
1585   // get oop result if there is one and reset the value in the thread
1586   if (oop_result-&gt;is_valid()) {
1587     get_vm_result(oop_result, java_thread);
1588   }
1589 }
1590 
1591 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
1592 
1593   // Calculate the value for last_Java_sp
1594   // somewhat subtle. call_VM does an intermediate call
1595   // which places a return address on the stack just under the
1596   // stack pointer as the user finsihed with it. This allows
1597   // use to retrieve last_Java_pc from last_Java_sp[-1].
1598   // On 32bit we then have to push additional args on the stack to accomplish
1599   // the actual requested call. On 64bit call_VM only can use register args
1600   // so the only extra space is the return address that call_VM created.
1601   // This hopefully explains the calculations here.
1602 
1603 #ifdef _LP64
1604   // We&#39;ve pushed one address, correct last_Java_sp
1605   lea(rax, Address(rsp, wordSize));
1606 #else
1607   lea(rax, Address(rsp, (1 + number_of_arguments) * wordSize));
1608 #endif // LP64
1609 
1610   call_VM_base(oop_result, noreg, rax, entry_point, number_of_arguments, check_exceptions);
1611 
1612 }
1613 
1614 // Use this method when MacroAssembler version of call_VM_leaf_base() should be called from Interpreter.
1615 void MacroAssembler::call_VM_leaf0(address entry_point) {
1616   MacroAssembler::call_VM_leaf_base(entry_point, 0);
1617 }
1618 
1619 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) {
1620   call_VM_leaf_base(entry_point, number_of_arguments);
1621 }
1622 
1623 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) {
1624   pass_arg0(this, arg_0);
1625   call_VM_leaf(entry_point, 1);
1626 }
1627 
1628 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1629 
1630   LP64_ONLY(assert(arg_0 != c_rarg1, &quot;smashed arg&quot;));
1631   pass_arg1(this, arg_1);
1632   pass_arg0(this, arg_0);
1633   call_VM_leaf(entry_point, 2);
1634 }
1635 
1636 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) {
1637   LP64_ONLY(assert(arg_0 != c_rarg2, &quot;smashed arg&quot;));
1638   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1639   pass_arg2(this, arg_2);
1640   LP64_ONLY(assert(arg_0 != c_rarg1, &quot;smashed arg&quot;));
1641   pass_arg1(this, arg_1);
1642   pass_arg0(this, arg_0);
1643   call_VM_leaf(entry_point, 3);
1644 }
1645 
1646 void MacroAssembler::super_call_VM_leaf(address entry_point) {
1647   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1648 }
1649 
1650 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0) {
1651   pass_arg0(this, arg_0);
1652   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1653 }
1654 
1655 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1656 
1657   LP64_ONLY(assert(arg_0 != c_rarg1, &quot;smashed arg&quot;));
1658   pass_arg1(this, arg_1);
1659   pass_arg0(this, arg_0);
1660   MacroAssembler::call_VM_leaf_base(entry_point, 2);
1661 }
1662 
1663 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) {
1664   LP64_ONLY(assert(arg_0 != c_rarg2, &quot;smashed arg&quot;));
1665   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1666   pass_arg2(this, arg_2);
1667   LP64_ONLY(assert(arg_0 != c_rarg1, &quot;smashed arg&quot;));
1668   pass_arg1(this, arg_1);
1669   pass_arg0(this, arg_0);
1670   MacroAssembler::call_VM_leaf_base(entry_point, 3);
1671 }
1672 
1673 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2, Register arg_3) {
1674   LP64_ONLY(assert(arg_0 != c_rarg3, &quot;smashed arg&quot;));
1675   LP64_ONLY(assert(arg_1 != c_rarg3, &quot;smashed arg&quot;));
1676   LP64_ONLY(assert(arg_2 != c_rarg3, &quot;smashed arg&quot;));
1677   pass_arg3(this, arg_3);
1678   LP64_ONLY(assert(arg_0 != c_rarg2, &quot;smashed arg&quot;));
1679   LP64_ONLY(assert(arg_1 != c_rarg2, &quot;smashed arg&quot;));
1680   pass_arg2(this, arg_2);
1681   LP64_ONLY(assert(arg_0 != c_rarg1, &quot;smashed arg&quot;));
1682   pass_arg1(this, arg_1);
1683   pass_arg0(this, arg_0);
1684   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1685 }
1686 
1687 void MacroAssembler::get_vm_result(Register oop_result, Register java_thread) {
1688   movptr(oop_result, Address(java_thread, JavaThread::vm_result_offset()));
1689   movptr(Address(java_thread, JavaThread::vm_result_offset()), NULL_WORD);
1690   verify_oop_msg(oop_result, &quot;broken oop in call_VM_base&quot;);
1691 }
1692 
1693 void MacroAssembler::get_vm_result_2(Register metadata_result, Register java_thread) {
1694   movptr(metadata_result, Address(java_thread, JavaThread::vm_result_2_offset()));
1695   movptr(Address(java_thread, JavaThread::vm_result_2_offset()), NULL_WORD);
1696 }
1697 
1698 void MacroAssembler::check_and_handle_earlyret(Register java_thread) {
1699 }
1700 
1701 void MacroAssembler::check_and_handle_popframe(Register java_thread) {
1702 }
1703 
1704 void MacroAssembler::cmp32(AddressLiteral src1, int32_t imm) {
1705   if (reachable(src1)) {
1706     cmpl(as_Address(src1), imm);
1707   } else {
1708     lea(rscratch1, src1);
1709     cmpl(Address(rscratch1, 0), imm);
1710   }
1711 }
1712 
1713 void MacroAssembler::cmp32(Register src1, AddressLiteral src2) {
1714   assert(!src2.is_lval(), &quot;use cmpptr&quot;);
1715   if (reachable(src2)) {
1716     cmpl(src1, as_Address(src2));
1717   } else {
1718     lea(rscratch1, src2);
1719     cmpl(src1, Address(rscratch1, 0));
1720   }
1721 }
1722 
1723 void MacroAssembler::cmp32(Register src1, int32_t imm) {
1724   Assembler::cmpl(src1, imm);
1725 }
1726 
1727 void MacroAssembler::cmp32(Register src1, Address src2) {
1728   Assembler::cmpl(src1, src2);
1729 }
1730 
1731 void MacroAssembler::cmpsd2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) {
1732   ucomisd(opr1, opr2);
1733 
1734   Label L;
1735   if (unordered_is_less) {
1736     movl(dst, -1);
1737     jcc(Assembler::parity, L);
1738     jcc(Assembler::below , L);
1739     movl(dst, 0);
1740     jcc(Assembler::equal , L);
1741     increment(dst);
1742   } else { // unordered is greater
1743     movl(dst, 1);
1744     jcc(Assembler::parity, L);
1745     jcc(Assembler::above , L);
1746     movl(dst, 0);
1747     jcc(Assembler::equal , L);
1748     decrementl(dst);
1749   }
1750   bind(L);
1751 }
1752 
1753 void MacroAssembler::cmpss2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) {
1754   ucomiss(opr1, opr2);
1755 
1756   Label L;
1757   if (unordered_is_less) {
1758     movl(dst, -1);
1759     jcc(Assembler::parity, L);
1760     jcc(Assembler::below , L);
1761     movl(dst, 0);
1762     jcc(Assembler::equal , L);
1763     increment(dst);
1764   } else { // unordered is greater
1765     movl(dst, 1);
1766     jcc(Assembler::parity, L);
1767     jcc(Assembler::above , L);
1768     movl(dst, 0);
1769     jcc(Assembler::equal , L);
1770     decrementl(dst);
1771   }
1772   bind(L);
1773 }
1774 
1775 
1776 void MacroAssembler::cmp8(AddressLiteral src1, int imm) {
1777   if (reachable(src1)) {
1778     cmpb(as_Address(src1), imm);
1779   } else {
1780     lea(rscratch1, src1);
1781     cmpb(Address(rscratch1, 0), imm);
1782   }
1783 }
1784 
1785 void MacroAssembler::cmpptr(Register src1, AddressLiteral src2) {
1786 #ifdef _LP64
1787   if (src2.is_lval()) {
1788     movptr(rscratch1, src2);
1789     Assembler::cmpq(src1, rscratch1);
1790   } else if (reachable(src2)) {
1791     cmpq(src1, as_Address(src2));
1792   } else {
1793     lea(rscratch1, src2);
1794     Assembler::cmpq(src1, Address(rscratch1, 0));
1795   }
1796 #else
1797   if (src2.is_lval()) {
1798     cmp_literal32(src1, (int32_t) src2.target(), src2.rspec());
1799   } else {
1800     cmpl(src1, as_Address(src2));
1801   }
1802 #endif // _LP64
1803 }
1804 
1805 void MacroAssembler::cmpptr(Address src1, AddressLiteral src2) {
1806   assert(src2.is_lval(), &quot;not a mem-mem compare&quot;);
1807 #ifdef _LP64
1808   // moves src2&#39;s literal address
1809   movptr(rscratch1, src2);
1810   Assembler::cmpq(src1, rscratch1);
1811 #else
1812   cmp_literal32(src1, (int32_t) src2.target(), src2.rspec());
1813 #endif // _LP64
1814 }
1815 
1816 void MacroAssembler::cmpoop(Register src1, Register src2) {
1817   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
1818   bs-&gt;obj_equals(this, src1, src2);
1819 }
1820 
1821 void MacroAssembler::cmpoop(Register src1, Address src2) {
1822   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
1823   bs-&gt;obj_equals(this, src1, src2);
1824 }
1825 
1826 #ifdef _LP64
1827 void MacroAssembler::cmpoop(Register src1, jobject src2) {
1828   movoop(rscratch1, src2);
1829   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
1830   bs-&gt;obj_equals(this, src1, rscratch1);
1831 }
1832 #endif
1833 
1834 void MacroAssembler::locked_cmpxchgptr(Register reg, AddressLiteral adr) {
1835   if (reachable(adr)) {
1836     lock();
1837     cmpxchgptr(reg, as_Address(adr));
1838   } else {
1839     lea(rscratch1, adr);
1840     lock();
1841     cmpxchgptr(reg, Address(rscratch1, 0));
1842   }
1843 }
1844 
1845 void MacroAssembler::cmpxchgptr(Register reg, Address adr) {
1846   LP64_ONLY(cmpxchgq(reg, adr)) NOT_LP64(cmpxchgl(reg, adr));
1847 }
1848 
1849 void MacroAssembler::comisd(XMMRegister dst, AddressLiteral src) {
1850   if (reachable(src)) {
1851     Assembler::comisd(dst, as_Address(src));
1852   } else {
1853     lea(rscratch1, src);
1854     Assembler::comisd(dst, Address(rscratch1, 0));
1855   }
1856 }
1857 
1858 void MacroAssembler::comiss(XMMRegister dst, AddressLiteral src) {
1859   if (reachable(src)) {
1860     Assembler::comiss(dst, as_Address(src));
1861   } else {
1862     lea(rscratch1, src);
1863     Assembler::comiss(dst, Address(rscratch1, 0));
1864   }
1865 }
1866 
1867 
1868 void MacroAssembler::cond_inc32(Condition cond, AddressLiteral counter_addr) {
1869   Condition negated_cond = negate_condition(cond);
1870   Label L;
1871   jcc(negated_cond, L);
1872   pushf(); // Preserve flags
1873   atomic_incl(counter_addr);
1874   popf();
1875   bind(L);
1876 }
1877 
1878 int MacroAssembler::corrected_idivl(Register reg) {
1879   // Full implementation of Java idiv and irem; checks for
1880   // special case as described in JVM spec., p.243 &amp; p.271.
1881   // The function returns the (pc) offset of the idivl
1882   // instruction - may be needed for implicit exceptions.
1883   //
1884   //         normal case                           special case
1885   //
1886   // input : rax,: dividend                         min_int
1887   //         reg: divisor   (may not be rax,/rdx)   -1
1888   //
1889   // output: rax,: quotient  (= rax, idiv reg)       min_int
1890   //         rdx: remainder (= rax, irem reg)       0
1891   assert(reg != rax &amp;&amp; reg != rdx, &quot;reg cannot be rax, or rdx register&quot;);
1892   const int min_int = 0x80000000;
1893   Label normal_case, special_case;
1894 
1895   // check for special case
1896   cmpl(rax, min_int);
1897   jcc(Assembler::notEqual, normal_case);
1898   xorl(rdx, rdx); // prepare rdx for possible special case (where remainder = 0)
1899   cmpl(reg, -1);
1900   jcc(Assembler::equal, special_case);
1901 
1902   // handle normal case
1903   bind(normal_case);
1904   cdql();
1905   int idivl_offset = offset();
1906   idivl(reg);
1907 
1908   // normal and special case exit
1909   bind(special_case);
1910 
1911   return idivl_offset;
1912 }
1913 
1914 
1915 
1916 void MacroAssembler::decrementl(Register reg, int value) {
1917   if (value == min_jint) {subl(reg, value) ; return; }
1918   if (value &lt;  0) { incrementl(reg, -value); return; }
1919   if (value == 0) {                        ; return; }
1920   if (value == 1 &amp;&amp; UseIncDec) { decl(reg) ; return; }
1921   /* else */      { subl(reg, value)       ; return; }
1922 }
1923 
1924 void MacroAssembler::decrementl(Address dst, int value) {
1925   if (value == min_jint) {subl(dst, value) ; return; }
1926   if (value &lt;  0) { incrementl(dst, -value); return; }
1927   if (value == 0) {                        ; return; }
1928   if (value == 1 &amp;&amp; UseIncDec) { decl(dst) ; return; }
1929   /* else */      { subl(dst, value)       ; return; }
1930 }
1931 
1932 void MacroAssembler::division_with_shift (Register reg, int shift_value) {
1933   assert (shift_value &gt; 0, &quot;illegal shift value&quot;);
1934   Label _is_positive;
1935   testl (reg, reg);
1936   jcc (Assembler::positive, _is_positive);
1937   int offset = (1 &lt;&lt; shift_value) - 1 ;
1938 
1939   if (offset == 1) {
1940     incrementl(reg);
1941   } else {
1942     addl(reg, offset);
1943   }
1944 
1945   bind (_is_positive);
1946   sarl(reg, shift_value);
1947 }
1948 
1949 void MacroAssembler::divsd(XMMRegister dst, AddressLiteral src) {
1950   if (reachable(src)) {
1951     Assembler::divsd(dst, as_Address(src));
1952   } else {
1953     lea(rscratch1, src);
1954     Assembler::divsd(dst, Address(rscratch1, 0));
1955   }
1956 }
1957 
1958 void MacroAssembler::divss(XMMRegister dst, AddressLiteral src) {
1959   if (reachable(src)) {
1960     Assembler::divss(dst, as_Address(src));
1961   } else {
1962     lea(rscratch1, src);
1963     Assembler::divss(dst, Address(rscratch1, 0));
1964   }
1965 }
1966 
1967 void MacroAssembler::enter() {
1968   push(rbp);
1969   mov(rbp, rsp);
1970 }
1971 
1972 // A 5 byte nop that is safe for patching (see patch_verified_entry)
1973 void MacroAssembler::fat_nop() {
1974   if (UseAddressNop) {
1975     addr_nop_5();
1976   } else {
1977     emit_int8(0x26); // es:
1978     emit_int8(0x2e); // cs:
1979     emit_int8(0x64); // fs:
1980     emit_int8(0x65); // gs:
1981     emit_int8((unsigned char)0x90);
1982   }
1983 }
1984 
1985 #ifndef _LP64
1986 void MacroAssembler::fcmp(Register tmp) {
1987   fcmp(tmp, 1, true, true);
1988 }
1989 
1990 void MacroAssembler::fcmp(Register tmp, int index, bool pop_left, bool pop_right) {
1991   assert(!pop_right || pop_left, &quot;usage error&quot;);
1992   if (VM_Version::supports_cmov()) {
1993     assert(tmp == noreg, &quot;unneeded temp&quot;);
1994     if (pop_left) {
1995       fucomip(index);
1996     } else {
1997       fucomi(index);
1998     }
1999     if (pop_right) {
2000       fpop();
2001     }
2002   } else {
2003     assert(tmp != noreg, &quot;need temp&quot;);
2004     if (pop_left) {
2005       if (pop_right) {
2006         fcompp();
2007       } else {
2008         fcomp(index);
2009       }
2010     } else {
2011       fcom(index);
2012     }
2013     // convert FPU condition into eflags condition via rax,
2014     save_rax(tmp);
2015     fwait(); fnstsw_ax();
2016     sahf();
2017     restore_rax(tmp);
2018   }
2019   // condition codes set as follows:
2020   //
2021   // CF (corresponds to C0) if x &lt; y
2022   // PF (corresponds to C2) if unordered
2023   // ZF (corresponds to C3) if x = y
2024 }
2025 
2026 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less) {
2027   fcmp2int(dst, unordered_is_less, 1, true, true);
2028 }
2029 
2030 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less, int index, bool pop_left, bool pop_right) {
2031   fcmp(VM_Version::supports_cmov() ? noreg : dst, index, pop_left, pop_right);
2032   Label L;
2033   if (unordered_is_less) {
2034     movl(dst, -1);
2035     jcc(Assembler::parity, L);
2036     jcc(Assembler::below , L);
2037     movl(dst, 0);
2038     jcc(Assembler::equal , L);
2039     increment(dst);
2040   } else { // unordered is greater
2041     movl(dst, 1);
2042     jcc(Assembler::parity, L);
2043     jcc(Assembler::above , L);
2044     movl(dst, 0);
2045     jcc(Assembler::equal , L);
2046     decrementl(dst);
2047   }
2048   bind(L);
2049 }
2050 
2051 void MacroAssembler::fld_d(AddressLiteral src) {
2052   fld_d(as_Address(src));
2053 }
2054 
2055 void MacroAssembler::fld_s(AddressLiteral src) {
2056   fld_s(as_Address(src));
2057 }
2058 
2059 void MacroAssembler::fld_x(AddressLiteral src) {
2060   Assembler::fld_x(as_Address(src));
2061 }
2062 
2063 void MacroAssembler::fldcw(AddressLiteral src) {
2064   Assembler::fldcw(as_Address(src));
2065 }
2066 
2067 void MacroAssembler::fpop() {
2068   ffree();
2069   fincstp();
2070 }
2071 
2072 void MacroAssembler::fremr(Register tmp) {
2073   save_rax(tmp);
2074   { Label L;
2075     bind(L);
2076     fprem();
2077     fwait(); fnstsw_ax();
2078     sahf();
2079     jcc(Assembler::parity, L);
2080   }
2081   restore_rax(tmp);
2082   // Result is in ST0.
2083   // Note: fxch &amp; fpop to get rid of ST1
2084   // (otherwise FPU stack could overflow eventually)
2085   fxch(1);
2086   fpop();
2087 }
2088 
2089 void MacroAssembler::empty_FPU_stack() {
2090   if (VM_Version::supports_mmx()) {
2091     emms();
2092   } else {
2093     for (int i = 8; i-- &gt; 0; ) ffree(i);
2094   }
2095 }
2096 #endif // !LP64
2097 
2098 void MacroAssembler::mulpd(XMMRegister dst, AddressLiteral src) {
2099   if (reachable(src)) {
2100     Assembler::mulpd(dst, as_Address(src));
2101   } else {
2102     lea(rscratch1, src);
2103     Assembler::mulpd(dst, Address(rscratch1, 0));
2104   }
2105 }
2106 
2107 void MacroAssembler::load_float(Address src) {
2108 #ifdef _LP64
2109   movflt(xmm0, src);
2110 #else
2111   if (UseSSE &gt;= 1) {
2112     movflt(xmm0, src);
2113   } else {
2114     fld_s(src);
2115   }
2116 #endif // LP64
2117 }
2118 
2119 void MacroAssembler::store_float(Address dst) {
2120 #ifdef _LP64
2121   movflt(dst, xmm0);
2122 #else
2123   if (UseSSE &gt;= 1) {
2124     movflt(dst, xmm0);
2125   } else {
2126     fstp_s(dst);
2127   }
2128 #endif // LP64
2129 }
2130 
2131 void MacroAssembler::load_double(Address src) {
2132 #ifdef _LP64
2133   movdbl(xmm0, src);
2134 #else
2135   if (UseSSE &gt;= 2) {
2136     movdbl(xmm0, src);
2137   } else {
2138     fld_d(src);
2139   }
2140 #endif // LP64
2141 }
2142 
2143 void MacroAssembler::store_double(Address dst) {
2144 #ifdef _LP64
2145   movdbl(dst, xmm0);
2146 #else
2147   if (UseSSE &gt;= 2) {
2148     movdbl(dst, xmm0);
2149   } else {
2150     fstp_d(dst);
2151   }
2152 #endif // LP64
2153 }
2154 
2155 // dst = c = a * b + c
2156 void MacroAssembler::fmad(XMMRegister dst, XMMRegister a, XMMRegister b, XMMRegister c) {
2157   Assembler::vfmadd231sd(c, a, b);
2158   if (dst != c) {
2159     movdbl(dst, c);
2160   }
2161 }
2162 
2163 // dst = c = a * b + c
2164 void MacroAssembler::fmaf(XMMRegister dst, XMMRegister a, XMMRegister b, XMMRegister c) {
2165   Assembler::vfmadd231ss(c, a, b);
2166   if (dst != c) {
2167     movflt(dst, c);
2168   }
2169 }
2170 
2171 // dst = c = a * b + c
2172 void MacroAssembler::vfmad(XMMRegister dst, XMMRegister a, XMMRegister b, XMMRegister c, int vector_len) {
2173   Assembler::vfmadd231pd(c, a, b, vector_len);
2174   if (dst != c) {
2175     vmovdqu(dst, c);
2176   }
2177 }
2178 
2179 // dst = c = a * b + c
2180 void MacroAssembler::vfmaf(XMMRegister dst, XMMRegister a, XMMRegister b, XMMRegister c, int vector_len) {
2181   Assembler::vfmadd231ps(c, a, b, vector_len);
2182   if (dst != c) {
2183     vmovdqu(dst, c);
2184   }
2185 }
2186 
2187 // dst = c = a * b + c
2188 void MacroAssembler::vfmad(XMMRegister dst, XMMRegister a, Address b, XMMRegister c, int vector_len) {
2189   Assembler::vfmadd231pd(c, a, b, vector_len);
2190   if (dst != c) {
2191     vmovdqu(dst, c);
2192   }
2193 }
2194 
2195 // dst = c = a * b + c
2196 void MacroAssembler::vfmaf(XMMRegister dst, XMMRegister a, Address b, XMMRegister c, int vector_len) {
2197   Assembler::vfmadd231ps(c, a, b, vector_len);
2198   if (dst != c) {
2199     vmovdqu(dst, c);
2200   }
2201 }
2202 
2203 void MacroAssembler::incrementl(AddressLiteral dst) {
2204   if (reachable(dst)) {
2205     incrementl(as_Address(dst));
2206   } else {
2207     lea(rscratch1, dst);
2208     incrementl(Address(rscratch1, 0));
2209   }
2210 }
2211 
2212 void MacroAssembler::incrementl(ArrayAddress dst) {
2213   incrementl(as_Address(dst));
2214 }
2215 
2216 void MacroAssembler::incrementl(Register reg, int value) {
2217   if (value == min_jint) {addl(reg, value) ; return; }
2218   if (value &lt;  0) { decrementl(reg, -value); return; }
2219   if (value == 0) {                        ; return; }
2220   if (value == 1 &amp;&amp; UseIncDec) { incl(reg) ; return; }
2221   /* else */      { addl(reg, value)       ; return; }
2222 }
2223 
2224 void MacroAssembler::incrementl(Address dst, int value) {
2225   if (value == min_jint) {addl(dst, value) ; return; }
2226   if (value &lt;  0) { decrementl(dst, -value); return; }
2227   if (value == 0) {                        ; return; }
2228   if (value == 1 &amp;&amp; UseIncDec) { incl(dst) ; return; }
2229   /* else */      { addl(dst, value)       ; return; }
2230 }
2231 
2232 void MacroAssembler::jump(AddressLiteral dst) {
2233   if (reachable(dst)) {
2234     jmp_literal(dst.target(), dst.rspec());
2235   } else {
2236     lea(rscratch1, dst);
2237     jmp(rscratch1);
2238   }
2239 }
2240 
2241 void MacroAssembler::jump_cc(Condition cc, AddressLiteral dst) {
2242   if (reachable(dst)) {
2243     InstructionMark im(this);
2244     relocate(dst.reloc());
2245     const int short_size = 2;
2246     const int long_size = 6;
2247     int offs = (intptr_t)dst.target() - ((intptr_t)pc());
2248     if (dst.reloc() == relocInfo::none &amp;&amp; is8bit(offs - short_size)) {
2249       // 0111 tttn #8-bit disp
2250       emit_int8(0x70 | cc);
2251       emit_int8((offs - short_size) &amp; 0xFF);
2252     } else {
2253       // 0000 1111 1000 tttn #32-bit disp
2254       emit_int8(0x0F);
2255       emit_int8((unsigned char)(0x80 | cc));
2256       emit_int32(offs - long_size);
2257     }
2258   } else {
2259 #ifdef ASSERT
2260     warning(&quot;reversing conditional branch&quot;);
2261 #endif /* ASSERT */
2262     Label skip;
2263     jccb(reverse[cc], skip);
2264     lea(rscratch1, dst);
2265     Assembler::jmp(rscratch1);
2266     bind(skip);
2267   }
2268 }
2269 
2270 void MacroAssembler::ldmxcsr(AddressLiteral src) {
2271   if (reachable(src)) {
2272     Assembler::ldmxcsr(as_Address(src));
2273   } else {
2274     lea(rscratch1, src);
2275     Assembler::ldmxcsr(Address(rscratch1, 0));
2276   }
2277 }
2278 
2279 int MacroAssembler::load_signed_byte(Register dst, Address src) {
2280   int off;
2281   if (LP64_ONLY(true ||) VM_Version::is_P6()) {
2282     off = offset();
2283     movsbl(dst, src); // movsxb
2284   } else {
2285     off = load_unsigned_byte(dst, src);
2286     shll(dst, 24);
2287     sarl(dst, 24);
2288   }
2289   return off;
2290 }
2291 
2292 // Note: load_signed_short used to be called load_signed_word.
2293 // Although the &#39;w&#39; in x86 opcodes refers to the term &quot;word&quot; in the assembler
2294 // manual, which means 16 bits, that usage is found nowhere in HotSpot code.
2295 // The term &quot;word&quot; in HotSpot means a 32- or 64-bit machine word.
2296 int MacroAssembler::load_signed_short(Register dst, Address src) {
2297   int off;
2298   if (LP64_ONLY(true ||) VM_Version::is_P6()) {
2299     // This is dubious to me since it seems safe to do a signed 16 =&gt; 64 bit
2300     // version but this is what 64bit has always done. This seems to imply
2301     // that users are only using 32bits worth.
2302     off = offset();
2303     movswl(dst, src); // movsxw
2304   } else {
2305     off = load_unsigned_short(dst, src);
2306     shll(dst, 16);
2307     sarl(dst, 16);
2308   }
2309   return off;
2310 }
2311 
2312 int MacroAssembler::load_unsigned_byte(Register dst, Address src) {
2313   // According to Intel Doc. AP-526, &quot;Zero-Extension of Short&quot;, p.16,
2314   // and &quot;3.9 Partial Register Penalties&quot;, p. 22).
2315   int off;
2316   if (LP64_ONLY(true || ) VM_Version::is_P6() || src.uses(dst)) {
2317     off = offset();
2318     movzbl(dst, src); // movzxb
2319   } else {
2320     xorl(dst, dst);
2321     off = offset();
2322     movb(dst, src);
2323   }
2324   return off;
2325 }
2326 
2327 // Note: load_unsigned_short used to be called load_unsigned_word.
2328 int MacroAssembler::load_unsigned_short(Register dst, Address src) {
2329   // According to Intel Doc. AP-526, &quot;Zero-Extension of Short&quot;, p.16,
2330   // and &quot;3.9 Partial Register Penalties&quot;, p. 22).
2331   int off;
2332   if (LP64_ONLY(true ||) VM_Version::is_P6() || src.uses(dst)) {
2333     off = offset();
2334     movzwl(dst, src); // movzxw
2335   } else {
2336     xorl(dst, dst);
2337     off = offset();
2338     movw(dst, src);
2339   }
2340   return off;
2341 }
2342 
2343 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) {
2344   switch (size_in_bytes) {
2345 #ifndef _LP64
2346   case  8:
2347     assert(dst2 != noreg, &quot;second dest register required&quot;);
2348     movl(dst,  src);
2349     movl(dst2, src.plus_disp(BytesPerInt));
2350     break;
2351 #else
2352   case  8:  movq(dst, src); break;
2353 #endif
2354   case  4:  movl(dst, src); break;
2355   case  2:  is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break;
2356   case  1:  is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break;
2357   default:  ShouldNotReachHere();
2358   }
2359 }
2360 
2361 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) {
2362   switch (size_in_bytes) {
2363 #ifndef _LP64
2364   case  8:
2365     assert(src2 != noreg, &quot;second source register required&quot;);
2366     movl(dst,                        src);
2367     movl(dst.plus_disp(BytesPerInt), src2);
2368     break;
2369 #else
2370   case  8:  movq(dst, src); break;
2371 #endif
2372   case  4:  movl(dst, src); break;
2373   case  2:  movw(dst, src); break;
2374   case  1:  movb(dst, src); break;
2375   default:  ShouldNotReachHere();
2376   }
2377 }
2378 
2379 void MacroAssembler::mov32(AddressLiteral dst, Register src) {
2380   if (reachable(dst)) {
2381     movl(as_Address(dst), src);
2382   } else {
2383     lea(rscratch1, dst);
2384     movl(Address(rscratch1, 0), src);
2385   }
2386 }
2387 
2388 void MacroAssembler::mov32(Register dst, AddressLiteral src) {
2389   if (reachable(src)) {
2390     movl(dst, as_Address(src));
2391   } else {
2392     lea(rscratch1, src);
2393     movl(dst, Address(rscratch1, 0));
2394   }
2395 }
2396 
2397 // C++ bool manipulation
2398 
2399 void MacroAssembler::movbool(Register dst, Address src) {
2400   if(sizeof(bool) == 1)
2401     movb(dst, src);
2402   else if(sizeof(bool) == 2)
2403     movw(dst, src);
2404   else if(sizeof(bool) == 4)
2405     movl(dst, src);
2406   else
2407     // unsupported
2408     ShouldNotReachHere();
2409 }
2410 
2411 void MacroAssembler::movbool(Address dst, bool boolconst) {
2412   if(sizeof(bool) == 1)
2413     movb(dst, (int) boolconst);
2414   else if(sizeof(bool) == 2)
2415     movw(dst, (int) boolconst);
2416   else if(sizeof(bool) == 4)
2417     movl(dst, (int) boolconst);
2418   else
2419     // unsupported
2420     ShouldNotReachHere();
2421 }
2422 
2423 void MacroAssembler::movbool(Address dst, Register src) {
2424   if(sizeof(bool) == 1)
2425     movb(dst, src);
2426   else if(sizeof(bool) == 2)
2427     movw(dst, src);
2428   else if(sizeof(bool) == 4)
2429     movl(dst, src);
2430   else
2431     // unsupported
2432     ShouldNotReachHere();
2433 }
2434 
2435 void MacroAssembler::movbyte(ArrayAddress dst, int src) {
2436   movb(as_Address(dst), src);
2437 }
2438 
2439 void MacroAssembler::movdl(XMMRegister dst, AddressLiteral src) {
2440   if (reachable(src)) {
2441     movdl(dst, as_Address(src));
2442   } else {
2443     lea(rscratch1, src);
2444     movdl(dst, Address(rscratch1, 0));
2445   }
2446 }
2447 
2448 void MacroAssembler::movq(XMMRegister dst, AddressLiteral src) {
2449   if (reachable(src)) {
2450     movq(dst, as_Address(src));
2451   } else {
2452     lea(rscratch1, src);
2453     movq(dst, Address(rscratch1, 0));
2454   }
2455 }
2456 
2457 void MacroAssembler::movdbl(XMMRegister dst, AddressLiteral src) {
2458   if (reachable(src)) {
2459     if (UseXmmLoadAndClearUpper) {
2460       movsd (dst, as_Address(src));
2461     } else {
2462       movlpd(dst, as_Address(src));
2463     }
2464   } else {
2465     lea(rscratch1, src);
2466     if (UseXmmLoadAndClearUpper) {
2467       movsd (dst, Address(rscratch1, 0));
2468     } else {
2469       movlpd(dst, Address(rscratch1, 0));
2470     }
2471   }
2472 }
2473 
2474 void MacroAssembler::movflt(XMMRegister dst, AddressLiteral src) {
2475   if (reachable(src)) {
2476     movss(dst, as_Address(src));
2477   } else {
2478     lea(rscratch1, src);
2479     movss(dst, Address(rscratch1, 0));
2480   }
2481 }
2482 
2483 void MacroAssembler::movptr(Register dst, Register src) {
2484   LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src));
2485 }
2486 
2487 void MacroAssembler::movptr(Register dst, Address src) {
2488   LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src));
2489 }
2490 
2491 // src should NEVER be a real pointer. Use AddressLiteral for true pointers
2492 void MacroAssembler::movptr(Register dst, intptr_t src) {
2493   LP64_ONLY(mov64(dst, src)) NOT_LP64(movl(dst, src));
2494 }
2495 
2496 void MacroAssembler::movptr(Address dst, Register src) {
2497   LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src));
2498 }
2499 
2500 void MacroAssembler::movdqu(Address dst, XMMRegister src) {
2501     assert(((src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2502     Assembler::movdqu(dst, src);
2503 }
2504 
2505 void MacroAssembler::movdqu(XMMRegister dst, Address src) {
2506     assert(((dst-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2507     Assembler::movdqu(dst, src);
2508 }
2509 
2510 void MacroAssembler::movdqu(XMMRegister dst, XMMRegister src) {
2511     assert(((dst-&gt;encoding() &lt; 16  &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2512     Assembler::movdqu(dst, src);
2513 }
2514 
2515 void MacroAssembler::movdqu(XMMRegister dst, AddressLiteral src, Register scratchReg) {
2516   if (reachable(src)) {
2517     movdqu(dst, as_Address(src));
2518   } else {
2519     lea(scratchReg, src);
2520     movdqu(dst, Address(scratchReg, 0));
2521   }
2522 }
2523 
2524 void MacroAssembler::vmovdqu(Address dst, XMMRegister src) {
2525     assert(((src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2526     Assembler::vmovdqu(dst, src);
2527 }
2528 
2529 void MacroAssembler::vmovdqu(XMMRegister dst, Address src) {
2530     assert(((dst-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2531     Assembler::vmovdqu(dst, src);
2532 }
2533 
2534 void MacroAssembler::vmovdqu(XMMRegister dst, XMMRegister src) {
2535     assert(((dst-&gt;encoding() &lt; 16  &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
2536     Assembler::vmovdqu(dst, src);
2537 }
2538 
2539 void MacroAssembler::vmovdqu(XMMRegister dst, AddressLiteral src, Register scratch_reg) {
2540   if (reachable(src)) {
2541     vmovdqu(dst, as_Address(src));
2542   }
2543   else {
2544     lea(scratch_reg, src);
2545     vmovdqu(dst, Address(scratch_reg, 0));
2546   }
2547 }
2548 
2549 void MacroAssembler::evmovdquq(XMMRegister dst, AddressLiteral src, int vector_len, Register rscratch) {
2550   if (reachable(src)) {
2551     Assembler::evmovdquq(dst, as_Address(src), vector_len);
2552   } else {
2553     lea(rscratch, src);
2554     Assembler::evmovdquq(dst, Address(rscratch, 0), vector_len);
2555   }
2556 }
2557 
2558 void MacroAssembler::movdqa(XMMRegister dst, AddressLiteral src) {
2559   if (reachable(src)) {
2560     Assembler::movdqa(dst, as_Address(src));
2561   } else {
2562     lea(rscratch1, src);
2563     Assembler::movdqa(dst, Address(rscratch1, 0));
2564   }
2565 }
2566 
2567 void MacroAssembler::movsd(XMMRegister dst, AddressLiteral src) {
2568   if (reachable(src)) {
2569     Assembler::movsd(dst, as_Address(src));
2570   } else {
2571     lea(rscratch1, src);
2572     Assembler::movsd(dst, Address(rscratch1, 0));
2573   }
2574 }
2575 
2576 void MacroAssembler::movss(XMMRegister dst, AddressLiteral src) {
2577   if (reachable(src)) {
2578     Assembler::movss(dst, as_Address(src));
2579   } else {
2580     lea(rscratch1, src);
2581     Assembler::movss(dst, Address(rscratch1, 0));
2582   }
2583 }
2584 
2585 void MacroAssembler::mulsd(XMMRegister dst, AddressLiteral src) {
2586   if (reachable(src)) {
2587     Assembler::mulsd(dst, as_Address(src));
2588   } else {
2589     lea(rscratch1, src);
2590     Assembler::mulsd(dst, Address(rscratch1, 0));
2591   }
2592 }
2593 
2594 void MacroAssembler::mulss(XMMRegister dst, AddressLiteral src) {
2595   if (reachable(src)) {
2596     Assembler::mulss(dst, as_Address(src));
2597   } else {
2598     lea(rscratch1, src);
2599     Assembler::mulss(dst, Address(rscratch1, 0));
2600   }
2601 }
2602 
2603 void MacroAssembler::null_check(Register reg, int offset) {
2604   if (needs_explicit_null_check(offset)) {
2605     // provoke OS NULL exception if reg = NULL by
2606     // accessing M[reg] w/o changing any (non-CC) registers
2607     // NOTE: cmpl is plenty here to provoke a segv
2608     cmpptr(rax, Address(reg, 0));
2609     // Note: should probably use testl(rax, Address(reg, 0));
2610     //       may be shorter code (however, this version of
2611     //       testl needs to be implemented first)
2612   } else {
2613     // nothing to do, (later) access of M[reg + offset]
2614     // will provoke OS NULL exception if reg = NULL
2615   }
2616 }
2617 
2618 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
2619   movl(temp_reg, Address(klass, Klass::access_flags_offset()));
2620   testl(temp_reg, JVM_ACC_VALUE);
2621   jcc(Assembler::notZero, is_value);
2622 }
2623 
2624 void MacroAssembler::test_klass_is_empty_value(Register klass, Register temp_reg, Label&amp; is_empty_value) {
2625 #ifdef ASSERT
2626   {
2627     Label done_check;
2628     test_klass_is_value(klass, temp_reg, done_check);
<a name="1" id="anc1"></a><span class="line-modified">2629     stop(&quot;test_klass_is_empty_value with none value klass&quot;);</span>
2630     bind(done_check);
2631   }
2632 #endif
2633   movl(temp_reg, Address(klass, InstanceKlass::misc_flags_offset()));
2634   testl(temp_reg, InstanceKlass::misc_flags_is_empty_value());
2635   jcc(Assembler::notZero, is_empty_value);
2636 }
2637 
2638 void MacroAssembler::test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable) {
2639   movl(temp_reg, flags);
2640   shrl(temp_reg, ConstantPoolCacheEntry::is_flattenable_field_shift);
2641   andl(temp_reg, 0x1);
2642   testl(temp_reg, temp_reg);
2643   jcc(Assembler::notZero, is_flattenable);
2644 }
2645 
2646 void MacroAssembler::test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; notFlattenable) {
2647   movl(temp_reg, flags);
2648   shrl(temp_reg, ConstantPoolCacheEntry::is_flattenable_field_shift);
2649   andl(temp_reg, 0x1);
2650   testl(temp_reg, temp_reg);
2651   jcc(Assembler::zero, notFlattenable);
2652 }
2653 
2654 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
2655   movl(temp_reg, flags);
2656   shrl(temp_reg, ConstantPoolCacheEntry::is_flattened_field_shift);
2657   andl(temp_reg, 0x1);
2658   testl(temp_reg, temp_reg);
2659   jcc(Assembler::notZero, is_flattened);
2660 }
2661 
2662 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg,
2663                                               Label&amp;is_flattened_array) {
<a name="2" id="anc2"></a><span class="line-modified">2664   load_storage_props(temp_reg, oop);</span>
<span class="line-modified">2665   testb(temp_reg, ArrayStorageProperties::flattened_value);</span>
<span class="line-modified">2666   jcc(Assembler::notZero, is_flattened_array);</span>
2667 }
2668 
2669 void MacroAssembler::test_non_flattened_array_oop(Register oop, Register temp_reg,
2670                                                   Label&amp;is_non_flattened_array) {
<a name="3" id="anc3"></a><span class="line-modified">2671   load_storage_props(temp_reg, oop);</span>
<span class="line-modified">2672   testb(temp_reg, ArrayStorageProperties::flattened_value);</span>
<span class="line-modified">2673   jcc(Assembler::zero, is_non_flattened_array);</span>
2674 }
2675 
2676 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp;is_null_free_array) {
<a name="4" id="anc4"></a><span class="line-modified">2677   load_storage_props(temp_reg, oop);</span>
<span class="line-modified">2678   testb(temp_reg, ArrayStorageProperties::null_free_value);</span>
<span class="line-modified">2679   jcc(Assembler::notZero, is_null_free_array);</span>
2680 }
2681 
2682 void MacroAssembler::test_non_null_free_array_oop(Register oop, Register temp_reg, Label&amp;is_non_null_free_array) {
<a name="5" id="anc5"></a><span class="line-modified">2683   load_storage_props(temp_reg, oop);</span>
<span class="line-modified">2684   testb(temp_reg, ArrayStorageProperties::null_free_value);</span>



















2685   jcc(Assembler::zero, is_non_null_free_array);
2686 }
2687 
<a name="6" id="anc6"></a>
2688 void MacroAssembler::os_breakpoint() {
2689   // instead of directly emitting a breakpoint, call os:breakpoint for better debugability
2690   // (e.g., MSVC can&#39;t call ps() otherwise)
2691   call(RuntimeAddress(CAST_FROM_FN_PTR(address, os::breakpoint)));
2692 }
2693 
2694 void MacroAssembler::unimplemented(const char* what) {
2695   const char* buf = NULL;
2696   {
2697     ResourceMark rm;
2698     stringStream ss;
2699     ss.print(&quot;unimplemented: %s&quot;, what);
2700     buf = code_string(ss.as_string());
2701   }
2702   stop(buf);
2703 }
2704 
2705 #ifdef _LP64
2706 #define XSTATE_BV 0x200
2707 #endif
2708 
2709 void MacroAssembler::pop_CPU_state() {
2710   pop_FPU_state();
2711   pop_IU_state();
2712 }
2713 
2714 void MacroAssembler::pop_FPU_state() {
2715 #ifndef _LP64
2716   frstor(Address(rsp, 0));
2717 #else
2718   fxrstor(Address(rsp, 0));
2719 #endif
2720   addptr(rsp, FPUStateSizeInWords * wordSize);
2721 }
2722 
2723 void MacroAssembler::pop_IU_state() {
2724   popa();
2725   LP64_ONLY(addq(rsp, 8));
2726   popf();
2727 }
2728 
2729 // Save Integer and Float state
2730 // Warning: Stack must be 16 byte aligned (64bit)
2731 void MacroAssembler::push_CPU_state() {
2732   push_IU_state();
2733   push_FPU_state();
2734 }
2735 
2736 void MacroAssembler::push_FPU_state() {
2737   subptr(rsp, FPUStateSizeInWords * wordSize);
2738 #ifndef _LP64
2739   fnsave(Address(rsp, 0));
2740   fwait();
2741 #else
2742   fxsave(Address(rsp, 0));
2743 #endif // LP64
2744 }
2745 
2746 void MacroAssembler::push_IU_state() {
2747   // Push flags first because pusha kills them
2748   pushf();
2749   // Make sure rsp stays 16-byte aligned
2750   LP64_ONLY(subq(rsp, 8));
2751   pusha();
2752 }
2753 
2754 void MacroAssembler::reset_last_Java_frame(Register java_thread, bool clear_fp) { // determine java_thread register
2755   if (!java_thread-&gt;is_valid()) {
2756     java_thread = rdi;
2757     get_thread(java_thread);
2758   }
2759   // we must set sp to zero to clear frame
2760   movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), NULL_WORD);
2761   if (clear_fp) {
2762     movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), NULL_WORD);
2763   }
2764 
2765   // Always clear the pc because it could have been set by make_walkable()
2766   movptr(Address(java_thread, JavaThread::last_Java_pc_offset()), NULL_WORD);
2767 
2768   vzeroupper();
2769 }
2770 
2771 void MacroAssembler::restore_rax(Register tmp) {
2772   if (tmp == noreg) pop(rax);
2773   else if (tmp != rax) mov(rax, tmp);
2774 }
2775 
2776 void MacroAssembler::round_to(Register reg, int modulus) {
2777   addptr(reg, modulus - 1);
2778   andptr(reg, -modulus);
2779 }
2780 
2781 void MacroAssembler::save_rax(Register tmp) {
2782   if (tmp == noreg) push(rax);
2783   else if (tmp != rax) mov(tmp, rax);
2784 }
2785 
2786 void MacroAssembler::safepoint_poll(Label&amp; slow_path, Register thread_reg, Register temp_reg) {
2787 #ifdef _LP64
2788   assert(thread_reg == r15_thread, &quot;should be&quot;);
2789 #else
2790   if (thread_reg == noreg) {
2791     thread_reg = temp_reg;
2792     get_thread(thread_reg);
2793   }
2794 #endif
2795   testb(Address(thread_reg, Thread::polling_page_offset()), SafepointMechanism::poll_bit());
2796   jcc(Assembler::notZero, slow_path); // handshake bit set implies poll
2797 }
2798 
2799 // Calls to C land
2800 //
2801 // When entering C land, the rbp, &amp; rsp of the last Java frame have to be recorded
2802 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp
2803 // has to be reset to 0. This is required to allow proper stack traversal.
2804 void MacroAssembler::set_last_Java_frame(Register java_thread,
2805                                          Register last_java_sp,
2806                                          Register last_java_fp,
2807                                          address  last_java_pc) {
2808   vzeroupper();
2809   // determine java_thread register
2810   if (!java_thread-&gt;is_valid()) {
2811     java_thread = rdi;
2812     get_thread(java_thread);
2813   }
2814   // determine last_java_sp register
2815   if (!last_java_sp-&gt;is_valid()) {
2816     last_java_sp = rsp;
2817   }
2818 
2819   // last_java_fp is optional
2820 
2821   if (last_java_fp-&gt;is_valid()) {
2822     movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), last_java_fp);
2823   }
2824 
2825   // last_java_pc is optional
2826 
2827   if (last_java_pc != NULL) {
2828     lea(Address(java_thread,
2829                  JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset()),
2830         InternalAddress(last_java_pc));
2831 
2832   }
2833   movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), last_java_sp);
2834 }
2835 
2836 void MacroAssembler::shlptr(Register dst, int imm8) {
2837   LP64_ONLY(shlq(dst, imm8)) NOT_LP64(shll(dst, imm8));
2838 }
2839 
2840 void MacroAssembler::shrptr(Register dst, int imm8) {
2841   LP64_ONLY(shrq(dst, imm8)) NOT_LP64(shrl(dst, imm8));
2842 }
2843 
2844 void MacroAssembler::sign_extend_byte(Register reg) {
2845   if (LP64_ONLY(true ||) (VM_Version::is_P6() &amp;&amp; reg-&gt;has_byte_register())) {
2846     movsbl(reg, reg); // movsxb
2847   } else {
2848     shll(reg, 24);
2849     sarl(reg, 24);
2850   }
2851 }
2852 
2853 void MacroAssembler::sign_extend_short(Register reg) {
2854   if (LP64_ONLY(true ||) VM_Version::is_P6()) {
2855     movswl(reg, reg); // movsxw
2856   } else {
2857     shll(reg, 16);
2858     sarl(reg, 16);
2859   }
2860 }
2861 
2862 void MacroAssembler::testl(Register dst, AddressLiteral src) {
2863   assert(reachable(src), &quot;Address should be reachable&quot;);
2864   testl(dst, as_Address(src));
2865 }
2866 
2867 void MacroAssembler::pcmpeqb(XMMRegister dst, XMMRegister src) {
2868   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
2869   Assembler::pcmpeqb(dst, src);
2870 }
2871 
2872 void MacroAssembler::pcmpeqw(XMMRegister dst, XMMRegister src) {
2873   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
2874   Assembler::pcmpeqw(dst, src);
2875 }
2876 
2877 void MacroAssembler::pcmpestri(XMMRegister dst, Address src, int imm8) {
2878   assert((dst-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
2879   Assembler::pcmpestri(dst, src, imm8);
2880 }
2881 
2882 void MacroAssembler::pcmpestri(XMMRegister dst, XMMRegister src, int imm8) {
2883   assert((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
2884   Assembler::pcmpestri(dst, src, imm8);
2885 }
2886 
2887 void MacroAssembler::pmovzxbw(XMMRegister dst, XMMRegister src) {
2888   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
2889   Assembler::pmovzxbw(dst, src);
2890 }
2891 
2892 void MacroAssembler::pmovzxbw(XMMRegister dst, Address src) {
2893   assert(((dst-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
2894   Assembler::pmovzxbw(dst, src);
2895 }
2896 
2897 void MacroAssembler::pmovmskb(Register dst, XMMRegister src) {
2898   assert((src-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
2899   Assembler::pmovmskb(dst, src);
2900 }
2901 
2902 void MacroAssembler::ptest(XMMRegister dst, XMMRegister src) {
2903   assert((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
2904   Assembler::ptest(dst, src);
2905 }
2906 
2907 void MacroAssembler::sqrtsd(XMMRegister dst, AddressLiteral src) {
2908   if (reachable(src)) {
2909     Assembler::sqrtsd(dst, as_Address(src));
2910   } else {
2911     lea(rscratch1, src);
2912     Assembler::sqrtsd(dst, Address(rscratch1, 0));
2913   }
2914 }
2915 
2916 void MacroAssembler::sqrtss(XMMRegister dst, AddressLiteral src) {
2917   if (reachable(src)) {
2918     Assembler::sqrtss(dst, as_Address(src));
2919   } else {
2920     lea(rscratch1, src);
2921     Assembler::sqrtss(dst, Address(rscratch1, 0));
2922   }
2923 }
2924 
2925 void MacroAssembler::subsd(XMMRegister dst, AddressLiteral src) {
2926   if (reachable(src)) {
2927     Assembler::subsd(dst, as_Address(src));
2928   } else {
2929     lea(rscratch1, src);
2930     Assembler::subsd(dst, Address(rscratch1, 0));
2931   }
2932 }
2933 
2934 void MacroAssembler::roundsd(XMMRegister dst, AddressLiteral src, int32_t rmode, Register scratch_reg) {
2935   if (reachable(src)) {
2936     Assembler::roundsd(dst, as_Address(src), rmode);
2937   } else {
2938     lea(scratch_reg, src);
2939     Assembler::roundsd(dst, Address(scratch_reg, 0), rmode);
2940   }
2941 }
2942 
2943 void MacroAssembler::subss(XMMRegister dst, AddressLiteral src) {
2944   if (reachable(src)) {
2945     Assembler::subss(dst, as_Address(src));
2946   } else {
2947     lea(rscratch1, src);
2948     Assembler::subss(dst, Address(rscratch1, 0));
2949   }
2950 }
2951 
2952 void MacroAssembler::ucomisd(XMMRegister dst, AddressLiteral src) {
2953   if (reachable(src)) {
2954     Assembler::ucomisd(dst, as_Address(src));
2955   } else {
2956     lea(rscratch1, src);
2957     Assembler::ucomisd(dst, Address(rscratch1, 0));
2958   }
2959 }
2960 
2961 void MacroAssembler::ucomiss(XMMRegister dst, AddressLiteral src) {
2962   if (reachable(src)) {
2963     Assembler::ucomiss(dst, as_Address(src));
2964   } else {
2965     lea(rscratch1, src);
2966     Assembler::ucomiss(dst, Address(rscratch1, 0));
2967   }
2968 }
2969 
2970 void MacroAssembler::xorpd(XMMRegister dst, AddressLiteral src, Register scratch_reg) {
2971   // Used in sign-bit flipping with aligned address.
2972   assert((UseAVX &gt; 0) || (((intptr_t)src.target() &amp; 15) == 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
2973   if (reachable(src)) {
2974     Assembler::xorpd(dst, as_Address(src));
2975   } else {
2976     lea(scratch_reg, src);
2977     Assembler::xorpd(dst, Address(scratch_reg, 0));
2978   }
2979 }
2980 
2981 void MacroAssembler::xorpd(XMMRegister dst, XMMRegister src) {
2982   if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512dq() &amp;&amp; (dst-&gt;encoding() == src-&gt;encoding())) {
2983     Assembler::vpxor(dst, dst, src, Assembler::AVX_512bit);
2984   }
2985   else {
2986     Assembler::xorpd(dst, src);
2987   }
2988 }
2989 
2990 void MacroAssembler::xorps(XMMRegister dst, XMMRegister src) {
2991   if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512dq() &amp;&amp; (dst-&gt;encoding() == src-&gt;encoding())) {
2992     Assembler::vpxor(dst, dst, src, Assembler::AVX_512bit);
2993   } else {
2994     Assembler::xorps(dst, src);
2995   }
2996 }
2997 
2998 void MacroAssembler::xorps(XMMRegister dst, AddressLiteral src, Register scratch_reg) {
2999   // Used in sign-bit flipping with aligned address.
3000   assert((UseAVX &gt; 0) || (((intptr_t)src.target() &amp; 15) == 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
3001   if (reachable(src)) {
3002     Assembler::xorps(dst, as_Address(src));
3003   } else {
3004     lea(scratch_reg, src);
3005     Assembler::xorps(dst, Address(scratch_reg, 0));
3006   }
3007 }
3008 
3009 void MacroAssembler::pshufb(XMMRegister dst, AddressLiteral src) {
3010   // Used in sign-bit flipping with aligned address.
3011   bool aligned_adr = (((intptr_t)src.target() &amp; 15) == 0);
3012   assert((UseAVX &gt; 0) || aligned_adr, &quot;SSE mode requires address alignment 16 bytes&quot;);
3013   if (reachable(src)) {
3014     Assembler::pshufb(dst, as_Address(src));
3015   } else {
3016     lea(rscratch1, src);
3017     Assembler::pshufb(dst, Address(rscratch1, 0));
3018   }
3019 }
3020 
3021 // AVX 3-operands instructions
3022 
3023 void MacroAssembler::vaddsd(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3024   if (reachable(src)) {
3025     vaddsd(dst, nds, as_Address(src));
3026   } else {
3027     lea(rscratch1, src);
3028     vaddsd(dst, nds, Address(rscratch1, 0));
3029   }
3030 }
3031 
3032 void MacroAssembler::vaddss(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3033   if (reachable(src)) {
3034     vaddss(dst, nds, as_Address(src));
3035   } else {
3036     lea(rscratch1, src);
3037     vaddss(dst, nds, Address(rscratch1, 0));
3038   }
3039 }
3040 
3041 void MacroAssembler::vpaddd(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register rscratch) {
3042   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
3043   if (reachable(src)) {
3044     Assembler::vpaddd(dst, nds, as_Address(src), vector_len);
3045   } else {
3046     lea(rscratch, src);
3047     Assembler::vpaddd(dst, nds, Address(rscratch, 0), vector_len);
3048   }
3049 }
3050 
3051 void MacroAssembler::vabsss(XMMRegister dst, XMMRegister nds, XMMRegister src, AddressLiteral negate_field, int vector_len) {
3052   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vldq()),&quot;XMM register should be 0-15&quot;);
3053   vandps(dst, nds, negate_field, vector_len);
3054 }
3055 
3056 void MacroAssembler::vabssd(XMMRegister dst, XMMRegister nds, XMMRegister src, AddressLiteral negate_field, int vector_len) {
3057   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vldq()),&quot;XMM register should be 0-15&quot;);
3058   vandpd(dst, nds, negate_field, vector_len);
3059 }
3060 
3061 void MacroAssembler::vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3062   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3063   Assembler::vpaddb(dst, nds, src, vector_len);
3064 }
3065 
3066 void MacroAssembler::vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
3067   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3068   Assembler::vpaddb(dst, nds, src, vector_len);
3069 }
3070 
3071 void MacroAssembler::vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3072   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3073   Assembler::vpaddw(dst, nds, src, vector_len);
3074 }
3075 
3076 void MacroAssembler::vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
3077   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3078   Assembler::vpaddw(dst, nds, src, vector_len);
3079 }
3080 
3081 void MacroAssembler::vpand(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3082   if (reachable(src)) {
3083     Assembler::vpand(dst, nds, as_Address(src), vector_len);
3084   } else {
3085     lea(scratch_reg, src);
3086     Assembler::vpand(dst, nds, Address(scratch_reg, 0), vector_len);
3087   }
3088 }
3089 
3090 void MacroAssembler::vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len) {
3091   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3092   Assembler::vpbroadcastw(dst, src, vector_len);
3093 }
3094 
3095 void MacroAssembler::vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3096   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3097   Assembler::vpcmpeqb(dst, nds, src, vector_len);
3098 }
3099 
3100 void MacroAssembler::vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3101   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3102   Assembler::vpcmpeqw(dst, nds, src, vector_len);
3103 }
3104 
3105 void MacroAssembler::vpmovzxbw(XMMRegister dst, Address src, int vector_len) {
3106   assert(((dst-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3107   Assembler::vpmovzxbw(dst, src, vector_len);
3108 }
3109 
3110 void MacroAssembler::vpmovmskb(Register dst, XMMRegister src) {
3111   assert((src-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
3112   Assembler::vpmovmskb(dst, src);
3113 }
3114 
3115 void MacroAssembler::vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3116   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3117   Assembler::vpmullw(dst, nds, src, vector_len);
3118 }
3119 
3120 void MacroAssembler::vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
3121   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3122   Assembler::vpmullw(dst, nds, src, vector_len);
3123 }
3124 
3125 void MacroAssembler::vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3126   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3127   Assembler::vpsubb(dst, nds, src, vector_len);
3128 }
3129 
3130 void MacroAssembler::vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
3131   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3132   Assembler::vpsubb(dst, nds, src, vector_len);
3133 }
3134 
3135 void MacroAssembler::vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3136   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3137   Assembler::vpsubw(dst, nds, src, vector_len);
3138 }
3139 
3140 void MacroAssembler::vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
3141   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3142   Assembler::vpsubw(dst, nds, src, vector_len);
3143 }
3144 
3145 void MacroAssembler::vpsraw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len) {
3146   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; shift-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3147   Assembler::vpsraw(dst, nds, shift, vector_len);
3148 }
3149 
3150 void MacroAssembler::vpsraw(XMMRegister dst, XMMRegister nds, int shift, int vector_len) {
3151   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3152   Assembler::vpsraw(dst, nds, shift, vector_len);
3153 }
3154 
3155 void MacroAssembler::evpsraq(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len) {
3156   assert(UseAVX &gt; 2,&quot;&quot;);
3157   if (!VM_Version::supports_avx512vl() &amp;&amp; vector_len &lt; 2) {
3158      vector_len = 2;
3159   }
3160   Assembler::evpsraq(dst, nds, shift, vector_len);
3161 }
3162 
3163 void MacroAssembler::evpsraq(XMMRegister dst, XMMRegister nds, int shift, int vector_len) {
3164   assert(UseAVX &gt; 2,&quot;&quot;);
3165   if (!VM_Version::supports_avx512vl() &amp;&amp; vector_len &lt; 2) {
3166      vector_len = 2;
3167   }
3168   Assembler::evpsraq(dst, nds, shift, vector_len);
3169 }
3170 
3171 void MacroAssembler::vpsrlw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len) {
3172   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; shift-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3173   Assembler::vpsrlw(dst, nds, shift, vector_len);
3174 }
3175 
3176 void MacroAssembler::vpsrlw(XMMRegister dst, XMMRegister nds, int shift, int vector_len) {
3177   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3178   Assembler::vpsrlw(dst, nds, shift, vector_len);
3179 }
3180 
3181 void MacroAssembler::vpsllw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len) {
3182   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; shift-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3183   Assembler::vpsllw(dst, nds, shift, vector_len);
3184 }
3185 
3186 void MacroAssembler::vpsllw(XMMRegister dst, XMMRegister nds, int shift, int vector_len) {
3187   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3188   Assembler::vpsllw(dst, nds, shift, vector_len);
3189 }
3190 
3191 void MacroAssembler::vptest(XMMRegister dst, XMMRegister src) {
3192   assert((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16),&quot;XMM register should be 0-15&quot;);
3193   Assembler::vptest(dst, src);
3194 }
3195 
3196 void MacroAssembler::punpcklbw(XMMRegister dst, XMMRegister src) {
3197   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3198   Assembler::punpcklbw(dst, src);
3199 }
3200 
3201 void MacroAssembler::pshufd(XMMRegister dst, Address src, int mode) {
3202   assert(((dst-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vl()),&quot;XMM register should be 0-15&quot;);
3203   Assembler::pshufd(dst, src, mode);
3204 }
3205 
3206 void MacroAssembler::pshuflw(XMMRegister dst, XMMRegister src, int mode) {
3207   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; src-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vlbw()),&quot;XMM register should be 0-15&quot;);
3208   Assembler::pshuflw(dst, src, mode);
3209 }
3210 
3211 void MacroAssembler::vandpd(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3212   if (reachable(src)) {
3213     vandpd(dst, nds, as_Address(src), vector_len);
3214   } else {
3215     lea(scratch_reg, src);
3216     vandpd(dst, nds, Address(scratch_reg, 0), vector_len);
3217   }
3218 }
3219 
3220 void MacroAssembler::vandps(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3221   if (reachable(src)) {
3222     vandps(dst, nds, as_Address(src), vector_len);
3223   } else {
3224     lea(scratch_reg, src);
3225     vandps(dst, nds, Address(scratch_reg, 0), vector_len);
3226   }
3227 }
3228 
3229 void MacroAssembler::vdivsd(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3230   if (reachable(src)) {
3231     vdivsd(dst, nds, as_Address(src));
3232   } else {
3233     lea(rscratch1, src);
3234     vdivsd(dst, nds, Address(rscratch1, 0));
3235   }
3236 }
3237 
3238 void MacroAssembler::vdivss(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3239   if (reachable(src)) {
3240     vdivss(dst, nds, as_Address(src));
3241   } else {
3242     lea(rscratch1, src);
3243     vdivss(dst, nds, Address(rscratch1, 0));
3244   }
3245 }
3246 
3247 void MacroAssembler::vmulsd(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3248   if (reachable(src)) {
3249     vmulsd(dst, nds, as_Address(src));
3250   } else {
3251     lea(rscratch1, src);
3252     vmulsd(dst, nds, Address(rscratch1, 0));
3253   }
3254 }
3255 
3256 void MacroAssembler::vmulss(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3257   if (reachable(src)) {
3258     vmulss(dst, nds, as_Address(src));
3259   } else {
3260     lea(rscratch1, src);
3261     vmulss(dst, nds, Address(rscratch1, 0));
3262   }
3263 }
3264 
3265 void MacroAssembler::vsubsd(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3266   if (reachable(src)) {
3267     vsubsd(dst, nds, as_Address(src));
3268   } else {
3269     lea(rscratch1, src);
3270     vsubsd(dst, nds, Address(rscratch1, 0));
3271   }
3272 }
3273 
3274 void MacroAssembler::vsubss(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3275   if (reachable(src)) {
3276     vsubss(dst, nds, as_Address(src));
3277   } else {
3278     lea(rscratch1, src);
3279     vsubss(dst, nds, Address(rscratch1, 0));
3280   }
3281 }
3282 
3283 void MacroAssembler::vnegatess(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3284   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vldq()),&quot;XMM register should be 0-15&quot;);
3285   vxorps(dst, nds, src, Assembler::AVX_128bit);
3286 }
3287 
3288 void MacroAssembler::vnegatesd(XMMRegister dst, XMMRegister nds, AddressLiteral src) {
3289   assert(((dst-&gt;encoding() &lt; 16 &amp;&amp; nds-&gt;encoding() &lt; 16) || VM_Version::supports_avx512vldq()),&quot;XMM register should be 0-15&quot;);
3290   vxorpd(dst, nds, src, Assembler::AVX_128bit);
3291 }
3292 
3293 void MacroAssembler::vxorpd(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3294   if (reachable(src)) {
3295     vxorpd(dst, nds, as_Address(src), vector_len);
3296   } else {
3297     lea(scratch_reg, src);
3298     vxorpd(dst, nds, Address(scratch_reg, 0), vector_len);
3299   }
3300 }
3301 
3302 void MacroAssembler::vxorps(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3303   if (reachable(src)) {
3304     vxorps(dst, nds, as_Address(src), vector_len);
3305   } else {
3306     lea(scratch_reg, src);
3307     vxorps(dst, nds, Address(scratch_reg, 0), vector_len);
3308   }
3309 }
3310 
3311 void MacroAssembler::vpxor(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len, Register scratch_reg) {
3312   if (UseAVX &gt; 1 || (vector_len &lt; 1)) {
3313     if (reachable(src)) {
3314       Assembler::vpxor(dst, nds, as_Address(src), vector_len);
3315     } else {
3316       lea(scratch_reg, src);
3317       Assembler::vpxor(dst, nds, Address(scratch_reg, 0), vector_len);
3318     }
3319   }
3320   else {
3321     MacroAssembler::vxorpd(dst, nds, src, vector_len, scratch_reg);
3322   }
3323 }
3324 
3325 //-------------------------------------------------------------------------------------------
3326 
3327 void MacroAssembler::clear_jweak_tag(Register possibly_jweak) {
3328   const int32_t inverted_jweak_mask = ~static_cast&lt;int32_t&gt;(JNIHandles::weak_tag_mask);
3329   STATIC_ASSERT(inverted_jweak_mask == -2); // otherwise check this code
3330   // The inverted mask is sign-extended
3331   andptr(possibly_jweak, inverted_jweak_mask);
3332 }
3333 
3334 void MacroAssembler::resolve_jobject(Register value,
3335                                      Register thread,
3336                                      Register tmp) {
3337   assert_different_registers(value, thread, tmp);
3338   Label done, not_weak;
3339   testptr(value, value);
3340   jcc(Assembler::zero, done);                // Use NULL as-is.
3341   testptr(value, JNIHandles::weak_tag_mask); // Test for jweak tag.
3342   jcc(Assembler::zero, not_weak);
3343   // Resolve jweak.
3344   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF,
3345                  value, Address(value, -JNIHandles::weak_tag_value), tmp, thread);
3346   verify_oop(value);
3347   jmp(done);
3348   bind(not_weak);
3349   // Resolve (untagged) jobject.
3350   access_load_at(T_OBJECT, IN_NATIVE, value, Address(value, 0), tmp, thread);
3351   verify_oop(value);
3352   bind(done);
3353 }
3354 
3355 void MacroAssembler::subptr(Register dst, int32_t imm32) {
3356   LP64_ONLY(subq(dst, imm32)) NOT_LP64(subl(dst, imm32));
3357 }
3358 
3359 // Force generation of a 4 byte immediate value even if it fits into 8bit
3360 void MacroAssembler::subptr_imm32(Register dst, int32_t imm32) {
3361   LP64_ONLY(subq_imm32(dst, imm32)) NOT_LP64(subl_imm32(dst, imm32));
3362 }
3363 
3364 void MacroAssembler::subptr(Register dst, Register src) {
3365   LP64_ONLY(subq(dst, src)) NOT_LP64(subl(dst, src));
3366 }
3367 
3368 // C++ bool manipulation
3369 void MacroAssembler::testbool(Register dst) {
3370   if(sizeof(bool) == 1)
3371     testb(dst, 0xff);
3372   else if(sizeof(bool) == 2) {
3373     // testw implementation needed for two byte bools
3374     ShouldNotReachHere();
3375   } else if(sizeof(bool) == 4)
3376     testl(dst, dst);
3377   else
3378     // unsupported
3379     ShouldNotReachHere();
3380 }
3381 
3382 void MacroAssembler::testptr(Register dst, Register src) {
3383   LP64_ONLY(testq(dst, src)) NOT_LP64(testl(dst, src));
3384 }
3385 
3386 // Object / value buffer allocation...
3387 //
3388 // Kills klass and rsi on LP64
3389 void MacroAssembler::allocate_instance(Register klass, Register new_obj,
3390                                        Register t1, Register t2,
3391                                        bool clear_fields, Label&amp; alloc_failed)
3392 {
3393   Label done, initialize_header, initialize_object, slow_case, slow_case_no_pop;
3394   Register layout_size = t1;
3395   assert(new_obj == rax, &quot;needs to be rax, according to barrier asm eden_allocate&quot;);
3396   assert_different_registers(klass, new_obj, t1, t2);
3397 
3398 #ifdef ASSERT
3399   {
3400     Label L;
3401     cmpb(Address(klass, InstanceKlass::init_state_offset()), InstanceKlass::fully_initialized);
3402     jcc(Assembler::equal, L);
3403     stop(&quot;klass not initialized&quot;);
3404     bind(L);
3405   }
3406 #endif
3407 
3408   // get instance_size in InstanceKlass (scaled to a count of bytes)
3409   movl(layout_size, Address(klass, Klass::layout_helper_offset()));
3410   // test to see if it has a finalizer or is malformed in some way
3411   testl(layout_size, Klass::_lh_instance_slow_path_bit);
3412   jcc(Assembler::notZero, slow_case_no_pop);
3413 
3414   // Allocate the instance:
3415   //  If TLAB is enabled:
3416   //    Try to allocate in the TLAB.
3417   //    If fails, go to the slow path.
3418   //  Else If inline contiguous allocations are enabled:
3419   //    Try to allocate in eden.
3420   //    If fails due to heap end, go to slow path.
3421   //
3422   //  If TLAB is enabled OR inline contiguous is enabled:
3423   //    Initialize the allocation.
3424   //    Exit.
3425   //
3426   //  Go to slow path.
3427   const bool allow_shared_alloc =
3428     Universe::heap()-&gt;supports_inline_contig_alloc();
3429 
3430   push(klass);
3431   const Register thread = LP64_ONLY(r15_thread) NOT_LP64(klass);
3432 #ifndef _LP64
3433   if (UseTLAB || allow_shared_alloc) {
3434     get_thread(thread);
3435   }
3436 #endif // _LP64
3437 
3438   if (UseTLAB) {
3439     tlab_allocate(thread, new_obj, layout_size, 0, klass, t2, slow_case);
3440     if (ZeroTLAB || (!clear_fields)) {
3441       // the fields have been already cleared
3442       jmp(initialize_header);
3443     } else {
3444       // initialize both the header and fields
3445       jmp(initialize_object);
3446     }
3447   } else {
3448     // Allocation in the shared Eden, if allowed.
3449     //
3450     eden_allocate(thread, new_obj, layout_size, 0, t2, slow_case);
3451   }
3452 
3453   // If UseTLAB or allow_shared_alloc are true, the object is created above and
3454   // there is an initialize need. Otherwise, skip and go to the slow path.
3455   if (UseTLAB || allow_shared_alloc) {
3456     if (clear_fields) {
3457       // The object is initialized before the header.  If the object size is
3458       // zero, go directly to the header initialization.
3459       bind(initialize_object);
3460       decrement(layout_size, sizeof(oopDesc));
3461       jcc(Assembler::zero, initialize_header);
3462 
3463       // Initialize topmost object field, divide size by 8, check if odd and
3464       // test if zero.
3465       Register zero = klass;
3466       xorl(zero, zero);    // use zero reg to clear memory (shorter code)
3467       shrl(layout_size, LogBytesPerLong); // divide by 2*oopSize and set carry flag if odd
3468 
3469   #ifdef ASSERT
3470       // make sure instance_size was multiple of 8
3471       Label L;
3472       // Ignore partial flag stall after shrl() since it is debug VM
3473       jcc(Assembler::carryClear, L);
3474       stop(&quot;object size is not multiple of 2 - adjust this code&quot;);
3475       bind(L);
3476       // must be &gt; 0, no extra check needed here
3477   #endif
3478 
3479       // initialize remaining object fields: instance_size was a multiple of 8
3480       {
3481         Label loop;
3482         bind(loop);
3483         movptr(Address(new_obj, layout_size, Address::times_8, sizeof(oopDesc) - 1*oopSize), zero);
3484         NOT_LP64(movptr(Address(new_obj, layout_size, Address::times_8, sizeof(oopDesc) - 2*oopSize), zero));
3485         decrement(layout_size);
3486         jcc(Assembler::notZero, loop);
3487       }
3488     } // clear_fields
3489 
3490     // initialize object header only.
3491     bind(initialize_header);
3492     pop(klass);
3493     Register mark_word = t2;
3494     movptr(mark_word, Address(klass, Klass::prototype_header_offset()));
3495     movptr(Address(new_obj, oopDesc::mark_offset_in_bytes ()), mark_word);
3496 #ifdef _LP64
3497     xorl(rsi, rsi);                 // use zero reg to clear memory (shorter code)
3498     store_klass_gap(new_obj, rsi);  // zero klass gap for compressed oops
3499 #endif
3500     movptr(t2, klass);         // preserve klass
3501     store_klass(new_obj, t2);  // src klass reg is potentially compressed
3502 
3503     jmp(done);
3504   }
3505 
3506   bind(slow_case);
3507   pop(klass);
3508   bind(slow_case_no_pop);
3509   jmp(alloc_failed);
3510 
3511   bind(done);
3512 }
3513 
3514 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes.
3515 void MacroAssembler::tlab_allocate(Register thread, Register obj,
3516                                    Register var_size_in_bytes,
3517                                    int con_size_in_bytes,
3518                                    Register t1,
3519                                    Register t2,
3520                                    Label&amp; slow_case) {
3521   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
3522   bs-&gt;tlab_allocate(this, thread, obj, var_size_in_bytes, con_size_in_bytes, t1, t2, slow_case);
3523 }
3524 
3525 // Defines obj, preserves var_size_in_bytes
3526 void MacroAssembler::eden_allocate(Register thread, Register obj,
3527                                    Register var_size_in_bytes,
3528                                    int con_size_in_bytes,
3529                                    Register t1,
3530                                    Label&amp; slow_case) {
3531   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
3532   bs-&gt;eden_allocate(this, thread, obj, var_size_in_bytes, con_size_in_bytes, t1, slow_case);
3533 }
3534 
3535 // Preserves the contents of address, destroys the contents length_in_bytes and temp.
3536 void MacroAssembler::zero_memory(Register address, Register length_in_bytes, int offset_in_bytes, Register temp) {
3537   assert(address != length_in_bytes &amp;&amp; address != temp &amp;&amp; temp != length_in_bytes, &quot;registers must be different&quot;);
3538   assert((offset_in_bytes &amp; (BytesPerWord - 1)) == 0, &quot;offset must be a multiple of BytesPerWord&quot;);
3539   Label done;
3540 
3541   testptr(length_in_bytes, length_in_bytes);
3542   jcc(Assembler::zero, done);
3543 
3544   // initialize topmost word, divide index by 2, check if odd and test if zero
3545   // note: for the remaining code to work, index must be a multiple of BytesPerWord
3546 #ifdef ASSERT
3547   {
3548     Label L;
3549     testptr(length_in_bytes, BytesPerWord - 1);
3550     jcc(Assembler::zero, L);
3551     stop(&quot;length must be a multiple of BytesPerWord&quot;);
3552     bind(L);
3553   }
3554 #endif
3555   Register index = length_in_bytes;
3556   xorptr(temp, temp);    // use _zero reg to clear memory (shorter code)
3557   if (UseIncDec) {
3558     shrptr(index, 3);  // divide by 8/16 and set carry flag if bit 2 was set
3559   } else {
3560     shrptr(index, 2);  // use 2 instructions to avoid partial flag stall
3561     shrptr(index, 1);
3562   }
3563 #ifndef _LP64
3564   // index could have not been a multiple of 8 (i.e., bit 2 was set)
3565   {
3566     Label even;
3567     // note: if index was a multiple of 8, then it cannot
3568     //       be 0 now otherwise it must have been 0 before
3569     //       =&gt; if it is even, we don&#39;t need to check for 0 again
3570     jcc(Assembler::carryClear, even);
3571     // clear topmost word (no jump would be needed if conditional assignment worked here)
3572     movptr(Address(address, index, Address::times_8, offset_in_bytes - 0*BytesPerWord), temp);
3573     // index could be 0 now, must check again
3574     jcc(Assembler::zero, done);
3575     bind(even);
3576   }
3577 #endif // !_LP64
3578   // initialize remaining object fields: index is a multiple of 2 now
3579   {
3580     Label loop;
3581     bind(loop);
3582     movptr(Address(address, index, Address::times_8, offset_in_bytes - 1*BytesPerWord), temp);
3583     NOT_LP64(movptr(Address(address, index, Address::times_8, offset_in_bytes - 2*BytesPerWord), temp);)
3584     decrement(index);
3585     jcc(Assembler::notZero, loop);
3586   }
3587 
3588   bind(done);
3589 }
3590 
3591 void MacroAssembler::get_value_field_klass(Register klass, Register index, Register value_klass) {
3592   movptr(value_klass, Address(klass, InstanceKlass::value_field_klasses_offset()));
3593 #ifdef ASSERT
3594   {
3595     Label done;
3596     cmpptr(value_klass, 0);
3597     jcc(Assembler::notEqual, done);
3598     stop(&quot;get_value_field_klass contains no inline klasses&quot;);
3599     bind(done);
3600   }
3601 #endif
3602   movptr(value_klass, Address(value_klass, index, Address::times_ptr));
3603 }
3604 
3605 void MacroAssembler::get_default_value_oop(Register value_klass, Register temp_reg, Register obj) {
3606 #ifdef ASSERT
3607   {
3608     Label done_check;
3609     test_klass_is_value(value_klass, temp_reg, done_check);
3610     stop(&quot;get_default_value_oop from non-value klass&quot;);
3611     bind(done_check);
3612   }
3613 #endif
3614   Register offset = temp_reg;
3615   // Getting the offset of the pre-allocated default value
3616   movptr(offset, Address(value_klass, in_bytes(InstanceKlass::adr_valueklass_fixed_block_offset())));
3617   movl(offset, Address(offset, in_bytes(ValueKlass::default_value_offset_offset())));
3618 
3619   // Getting the mirror
3620   movptr(obj, Address(value_klass, in_bytes(Klass::java_mirror_offset())));
3621   resolve_oop_handle(obj, value_klass);
3622 
3623   // Getting the pre-allocated default value from the mirror
3624   Address field(obj, offset, Address::times_1);
3625   load_heap_oop(obj, field);
3626 }
3627 
3628 void MacroAssembler::get_empty_value_oop(Register value_klass, Register temp_reg, Register obj) {
3629 #ifdef ASSERT
3630   {
3631     Label done_check;
3632     test_klass_is_empty_value(value_klass, temp_reg, done_check);
3633     stop(&quot;get_empty_value from non-empty value klass&quot;);
3634     bind(done_check);
3635   }
3636 #endif
3637   get_default_value_oop(value_klass, temp_reg, obj);
3638 }
3639 
3640 
3641 // Look up the method for a megamorphic invokeinterface call.
3642 // The target method is determined by &lt;intf_klass, itable_index&gt;.
3643 // The receiver klass is in recv_klass.
3644 // On success, the result will be in method_result, and execution falls through.
3645 // On failure, execution transfers to the given label.
3646 void MacroAssembler::lookup_interface_method(Register recv_klass,
3647                                              Register intf_klass,
3648                                              RegisterOrConstant itable_index,
3649                                              Register method_result,
3650                                              Register scan_temp,
3651                                              Label&amp; L_no_such_interface,
3652                                              bool return_method) {
3653   assert_different_registers(recv_klass, intf_klass, scan_temp);
3654   assert_different_registers(method_result, intf_klass, scan_temp);
3655   assert(recv_klass != method_result || !return_method,
3656          &quot;recv_klass can be destroyed when method isn&#39;t needed&quot;);
3657 
3658   assert(itable_index.is_constant() || itable_index.as_register() == method_result,
3659          &quot;caller must use same register for non-constant itable index as for method&quot;);
3660 
3661   // Compute start of first itableOffsetEntry (which is at the end of the vtable)
3662   int vtable_base = in_bytes(Klass::vtable_start_offset());
3663   int itentry_off = itableMethodEntry::method_offset_in_bytes();
3664   int scan_step   = itableOffsetEntry::size() * wordSize;
3665   int vte_size    = vtableEntry::size_in_bytes();
3666   Address::ScaleFactor times_vte_scale = Address::times_ptr;
3667   assert(vte_size == wordSize, &quot;else adjust times_vte_scale&quot;);
3668 
3669   movl(scan_temp, Address(recv_klass, Klass::vtable_length_offset()));
3670 
3671   // %%% Could store the aligned, prescaled offset in the klassoop.
3672   lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base));
3673 
3674   if (return_method) {
3675     // Adjust recv_klass by scaled itable_index, so we can free itable_index.
3676     assert(itableMethodEntry::size() * wordSize == wordSize, &quot;adjust the scaling in the code below&quot;);
3677     lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off));
3678   }
3679 
3680   // for (scan = klass-&gt;itable(); scan-&gt;interface() != NULL; scan += scan_step) {
3681   //   if (scan-&gt;interface() == intf) {
3682   //     result = (klass + scan-&gt;offset() + itable_index);
3683   //   }
3684   // }
3685   Label search, found_method;
3686 
3687   for (int peel = 1; peel &gt;= 0; peel--) {
3688     movptr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes()));
3689     cmpptr(intf_klass, method_result);
3690 
3691     if (peel) {
3692       jccb(Assembler::equal, found_method);
3693     } else {
3694       jccb(Assembler::notEqual, search);
3695       // (invert the test to fall through to found_method...)
3696     }
3697 
3698     if (!peel)  break;
3699 
3700     bind(search);
3701 
3702     // Check that the previous entry is non-null.  A null entry means that
3703     // the receiver class doesn&#39;t implement the interface, and wasn&#39;t the
3704     // same as when the caller was compiled.
3705     testptr(method_result, method_result);
3706     jcc(Assembler::zero, L_no_such_interface);
3707     addptr(scan_temp, scan_step);
3708   }
3709 
3710   bind(found_method);
3711 
3712   if (return_method) {
3713     // Got a hit.
3714     movl(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes()));
3715     movptr(method_result, Address(recv_klass, scan_temp, Address::times_1));
3716   }
3717 }
3718 
3719 
3720 // virtual method calling
3721 void MacroAssembler::lookup_virtual_method(Register recv_klass,
3722                                            RegisterOrConstant vtable_index,
3723                                            Register method_result) {
3724   const int base = in_bytes(Klass::vtable_start_offset());
3725   assert(vtableEntry::size() * wordSize == wordSize, &quot;else adjust the scaling in the code below&quot;);
3726   Address vtable_entry_addr(recv_klass,
3727                             vtable_index, Address::times_ptr,
3728                             base + vtableEntry::method_offset_in_bytes());
3729   movptr(method_result, vtable_entry_addr);
3730 }
3731 
3732 
3733 void MacroAssembler::check_klass_subtype(Register sub_klass,
3734                            Register super_klass,
3735                            Register temp_reg,
3736                            Label&amp; L_success) {
3737   Label L_failure;
3738   check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg,        &amp;L_success, &amp;L_failure, NULL);
3739   check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &amp;L_success, NULL);
3740   bind(L_failure);
3741 }
3742 
3743 
3744 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
3745                                                    Register super_klass,
3746                                                    Register temp_reg,
3747                                                    Label* L_success,
3748                                                    Label* L_failure,
3749                                                    Label* L_slow_path,
3750                                         RegisterOrConstant super_check_offset) {
3751   assert_different_registers(sub_klass, super_klass, temp_reg);
3752   bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
3753   if (super_check_offset.is_register()) {
3754     assert_different_registers(sub_klass, super_klass,
3755                                super_check_offset.as_register());
3756   } else if (must_load_sco) {
3757     assert(temp_reg != noreg, &quot;supply either a temp or a register offset&quot;);
3758   }
3759 
3760   Label L_fallthrough;
3761   int label_nulls = 0;
3762   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
3763   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
3764   if (L_slow_path == NULL) { L_slow_path = &amp;L_fallthrough; label_nulls++; }
3765   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
3766 
3767   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
3768   int sco_offset = in_bytes(Klass::super_check_offset_offset());
3769   Address super_check_offset_addr(super_klass, sco_offset);
3770 
3771   // Hacked jcc, which &quot;knows&quot; that L_fallthrough, at least, is in
3772   // range of a jccb.  If this routine grows larger, reconsider at
3773   // least some of these.
3774 #define local_jcc(assembler_cond, label)                                \
3775   if (&amp;(label) == &amp;L_fallthrough)  jccb(assembler_cond, label);         \
3776   else                             jcc( assembler_cond, label) /*omit semi*/
3777 
3778   // Hacked jmp, which may only be used just before L_fallthrough.
3779 #define final_jmp(label)                                                \
3780   if (&amp;(label) == &amp;L_fallthrough) { /*do nothing*/ }                    \
3781   else                            jmp(label)                /*omit semi*/
3782 
3783   // If the pointers are equal, we are done (e.g., String[] elements).
3784   // This self-check enables sharing of secondary supertype arrays among
3785   // non-primary types such as array-of-interface.  Otherwise, each such
3786   // type would need its own customized SSA.
3787   // We move this check to the front of the fast path because many
3788   // type checks are in fact trivially successful in this manner,
3789   // so we get a nicely predicted branch right at the start of the check.
3790   cmpptr(sub_klass, super_klass);
3791   local_jcc(Assembler::equal, *L_success);
3792 
3793   // Check the supertype display:
3794   if (must_load_sco) {
3795     // Positive movl does right thing on LP64.
3796     movl(temp_reg, super_check_offset_addr);
3797     super_check_offset = RegisterOrConstant(temp_reg);
3798   }
3799   Address super_check_addr(sub_klass, super_check_offset, Address::times_1, 0);
3800   cmpptr(super_klass, super_check_addr); // load displayed supertype
3801 
3802   // This check has worked decisively for primary supers.
3803   // Secondary supers are sought in the super_cache (&#39;super_cache_addr&#39;).
3804   // (Secondary supers are interfaces and very deeply nested subtypes.)
3805   // This works in the same check above because of a tricky aliasing
3806   // between the super_cache and the primary super display elements.
3807   // (The &#39;super_check_addr&#39; can address either, as the case requires.)
3808   // Note that the cache is updated below if it does not help us find
3809   // what we need immediately.
3810   // So if it was a primary super, we can just fail immediately.
3811   // Otherwise, it&#39;s the slow path for us (no success at this point).
3812 
3813   if (super_check_offset.is_register()) {
3814     local_jcc(Assembler::equal, *L_success);
3815     cmpl(super_check_offset.as_register(), sc_offset);
3816     if (L_failure == &amp;L_fallthrough) {
3817       local_jcc(Assembler::equal, *L_slow_path);
3818     } else {
3819       local_jcc(Assembler::notEqual, *L_failure);
3820       final_jmp(*L_slow_path);
3821     }
3822   } else if (super_check_offset.as_constant() == sc_offset) {
3823     // Need a slow path; fast failure is impossible.
3824     if (L_slow_path == &amp;L_fallthrough) {
3825       local_jcc(Assembler::equal, *L_success);
3826     } else {
3827       local_jcc(Assembler::notEqual, *L_slow_path);
3828       final_jmp(*L_success);
3829     }
3830   } else {
3831     // No slow path; it&#39;s a fast decision.
3832     if (L_failure == &amp;L_fallthrough) {
3833       local_jcc(Assembler::equal, *L_success);
3834     } else {
3835       local_jcc(Assembler::notEqual, *L_failure);
3836       final_jmp(*L_success);
3837     }
3838   }
3839 
3840   bind(L_fallthrough);
3841 
3842 #undef local_jcc
3843 #undef final_jmp
3844 }
3845 
3846 
3847 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
3848                                                    Register super_klass,
3849                                                    Register temp_reg,
3850                                                    Register temp2_reg,
3851                                                    Label* L_success,
3852                                                    Label* L_failure,
3853                                                    bool set_cond_codes) {
3854   assert_different_registers(sub_klass, super_klass, temp_reg);
3855   if (temp2_reg != noreg)
3856     assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg);
3857 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg)
3858 
3859   Label L_fallthrough;
3860   int label_nulls = 0;
3861   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
3862   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
3863   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
3864 
3865   // a couple of useful fields in sub_klass:
3866   int ss_offset = in_bytes(Klass::secondary_supers_offset());
3867   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
3868   Address secondary_supers_addr(sub_klass, ss_offset);
3869   Address super_cache_addr(     sub_klass, sc_offset);
3870 
3871   // Do a linear scan of the secondary super-klass chain.
3872   // This code is rarely used, so simplicity is a virtue here.
3873   // The repne_scan instruction uses fixed registers, which we must spill.
3874   // Don&#39;t worry too much about pre-existing connections with the input regs.
3875 
3876   assert(sub_klass != rax, &quot;killed reg&quot;); // killed by mov(rax, super)
3877   assert(sub_klass != rcx, &quot;killed reg&quot;); // killed by lea(rcx, &amp;pst_counter)
3878 
3879   // Get super_klass value into rax (even if it was in rdi or rcx).
3880   bool pushed_rax = false, pushed_rcx = false, pushed_rdi = false;
3881   if (super_klass != rax || UseCompressedOops) {
3882     if (!IS_A_TEMP(rax)) { push(rax); pushed_rax = true; }
3883     mov(rax, super_klass);
3884   }
3885   if (!IS_A_TEMP(rcx)) { push(rcx); pushed_rcx = true; }
3886   if (!IS_A_TEMP(rdi)) { push(rdi); pushed_rdi = true; }
3887 
3888 #ifndef PRODUCT
3889   int* pst_counter = &amp;SharedRuntime::_partial_subtype_ctr;
3890   ExternalAddress pst_counter_addr((address) pst_counter);
3891   NOT_LP64(  incrementl(pst_counter_addr) );
3892   LP64_ONLY( lea(rcx, pst_counter_addr) );
3893   LP64_ONLY( incrementl(Address(rcx, 0)) );
3894 #endif //PRODUCT
3895 
3896   // We will consult the secondary-super array.
3897   movptr(rdi, secondary_supers_addr);
3898   // Load the array length.  (Positive movl does right thing on LP64.)
3899   movl(rcx, Address(rdi, Array&lt;Klass*&gt;::length_offset_in_bytes()));
3900   // Skip to start of data.
3901   addptr(rdi, Array&lt;Klass*&gt;::base_offset_in_bytes());
3902 
3903   // Scan RCX words at [RDI] for an occurrence of RAX.
3904   // Set NZ/Z based on last compare.
3905   // Z flag value will not be set by &#39;repne&#39; if RCX == 0 since &#39;repne&#39; does
3906   // not change flags (only scas instruction which is repeated sets flags).
3907   // Set Z = 0 (not equal) before &#39;repne&#39; to indicate that class was not found.
3908 
3909     testptr(rax,rax); // Set Z = 0
3910     repne_scan();
3911 
3912   // Unspill the temp. registers:
3913   if (pushed_rdi)  pop(rdi);
3914   if (pushed_rcx)  pop(rcx);
3915   if (pushed_rax)  pop(rax);
3916 
3917   if (set_cond_codes) {
3918     // Special hack for the AD files:  rdi is guaranteed non-zero.
3919     assert(!pushed_rdi, &quot;rdi must be left non-NULL&quot;);
3920     // Also, the condition codes are properly set Z/NZ on succeed/failure.
3921   }
3922 
3923   if (L_failure == &amp;L_fallthrough)
3924         jccb(Assembler::notEqual, *L_failure);
3925   else  jcc(Assembler::notEqual, *L_failure);
3926 
3927   // Success.  Cache the super we found and proceed in triumph.
3928   movptr(super_cache_addr, super_klass);
3929 
3930   if (L_success != &amp;L_fallthrough) {
3931     jmp(*L_success);
3932   }
3933 
3934 #undef IS_A_TEMP
3935 
3936   bind(L_fallthrough);
3937 }
3938 
3939 void MacroAssembler::clinit_barrier(Register klass, Register thread, Label* L_fast_path, Label* L_slow_path) {
3940   assert(L_fast_path != NULL || L_slow_path != NULL, &quot;at least one is required&quot;);
3941 
3942   Label L_fallthrough;
3943   if (L_fast_path == NULL) {
3944     L_fast_path = &amp;L_fallthrough;
3945   } else if (L_slow_path == NULL) {
3946     L_slow_path = &amp;L_fallthrough;
3947   }
3948 
3949   // Fast path check: class is fully initialized
3950   cmpb(Address(klass, InstanceKlass::init_state_offset()), InstanceKlass::fully_initialized);
3951   jcc(Assembler::equal, *L_fast_path);
3952 
3953   // Fast path check: current thread is initializer thread
3954   cmpptr(thread, Address(klass, InstanceKlass::init_thread_offset()));
3955   if (L_slow_path == &amp;L_fallthrough) {
3956     jcc(Assembler::equal, *L_fast_path);
3957     bind(*L_slow_path);
3958   } else if (L_fast_path == &amp;L_fallthrough) {
3959     jcc(Assembler::notEqual, *L_slow_path);
3960     bind(*L_fast_path);
3961   } else {
3962     Unimplemented();
3963   }
3964 }
3965 
3966 void MacroAssembler::cmov32(Condition cc, Register dst, Address src) {
3967   if (VM_Version::supports_cmov()) {
3968     cmovl(cc, dst, src);
3969   } else {
3970     Label L;
3971     jccb(negate_condition(cc), L);
3972     movl(dst, src);
3973     bind(L);
3974   }
3975 }
3976 
3977 void MacroAssembler::cmov32(Condition cc, Register dst, Register src) {
3978   if (VM_Version::supports_cmov()) {
3979     cmovl(cc, dst, src);
3980   } else {
3981     Label L;
3982     jccb(negate_condition(cc), L);
3983     movl(dst, src);
3984     bind(L);
3985   }
3986 }
3987 
3988 void MacroAssembler::_verify_oop(Register reg, const char* s, const char* file, int line) {
3989   if (!VerifyOops || VerifyAdapterSharing) {
3990     // Below address of the code string confuses VerifyAdapterSharing
3991     // because it may differ between otherwise equivalent adapters.
3992     return;
3993   }
3994 
3995   // Pass register number to verify_oop_subroutine
3996   const char* b = NULL;
3997   {
3998     ResourceMark rm;
3999     stringStream ss;
4000     ss.print(&quot;verify_oop: %s: %s (%s:%d)&quot;, reg-&gt;name(), s, file, line);
4001     b = code_string(ss.as_string());
4002   }
4003   BLOCK_COMMENT(&quot;verify_oop {&quot;);
4004 #ifdef _LP64
4005   push(rscratch1);                    // save r10, trashed by movptr()
4006 #endif
4007   push(rax);                          // save rax,
4008   push(reg);                          // pass register argument
4009   ExternalAddress buffer((address) b);
4010   // avoid using pushptr, as it modifies scratch registers
4011   // and our contract is not to modify anything
4012   movptr(rax, buffer.addr());
4013   push(rax);
4014   // call indirectly to solve generation ordering problem
4015   movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
4016   call(rax);
4017   // Caller pops the arguments (oop, message) and restores rax, r10
4018   BLOCK_COMMENT(&quot;} verify_oop&quot;);
4019 }
4020 
4021 void MacroAssembler::vallones(XMMRegister dst, int vector_len) {
4022   if (UseAVX &gt; 2 &amp;&amp; (vector_len == Assembler::AVX_512bit || VM_Version::supports_avx512vl())) {
4023     vpternlogd(dst, 0xFF, dst, dst, vector_len);
4024   } else {
4025     assert(UseAVX &gt; 0, &quot;&quot;);
4026     vpcmpeqb(dst, dst, dst, vector_len);
4027   }
4028 }
4029 
4030 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
4031                                                       Register tmp,
4032                                                       int offset) {
4033   intptr_t value = *delayed_value_addr;
4034   if (value != 0)
4035     return RegisterOrConstant(value + offset);
4036 
4037   // load indirectly to solve generation ordering problem
4038   movptr(tmp, ExternalAddress((address) delayed_value_addr));
4039 
4040 #ifdef ASSERT
4041   { Label L;
4042     testptr(tmp, tmp);
4043     if (WizardMode) {
4044       const char* buf = NULL;
4045       {
4046         ResourceMark rm;
4047         stringStream ss;
4048         ss.print(&quot;DelayedValue=&quot; INTPTR_FORMAT, delayed_value_addr[1]);
4049         buf = code_string(ss.as_string());
4050       }
4051       jcc(Assembler::notZero, L);
4052       STOP(buf);
4053     } else {
4054       jccb(Assembler::notZero, L);
4055       hlt();
4056     }
4057     bind(L);
4058   }
4059 #endif
4060 
4061   if (offset != 0)
4062     addptr(tmp, offset);
4063 
4064   return RegisterOrConstant(tmp);
4065 }
4066 
4067 
4068 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
4069                                          int extra_slot_offset) {
4070   // cf. TemplateTable::prepare_invoke(), if (load_receiver).
4071   int stackElementSize = Interpreter::stackElementSize;
4072   int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0);
4073 #ifdef ASSERT
4074   int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1);
4075   assert(offset1 - offset == stackElementSize, &quot;correct arithmetic&quot;);
4076 #endif
4077   Register             scale_reg    = noreg;
4078   Address::ScaleFactor scale_factor = Address::no_scale;
4079   if (arg_slot.is_constant()) {
4080     offset += arg_slot.as_constant() * stackElementSize;
4081   } else {
4082     scale_reg    = arg_slot.as_register();
4083     scale_factor = Address::times(stackElementSize);
4084   }
4085   offset += wordSize;           // return PC is on stack
4086   return Address(rsp, scale_reg, scale_factor, offset);
4087 }
4088 
4089 
4090 void MacroAssembler::_verify_oop_addr(Address addr, const char* s, const char* file, int line) {
4091   if (!VerifyOops || VerifyAdapterSharing) {
4092     // Below address of the code string confuses VerifyAdapterSharing
4093     // because it may differ between otherwise equivalent adapters.
4094     return;
4095   }
4096 
4097   // Address adjust(addr.base(), addr.index(), addr.scale(), addr.disp() + BytesPerWord);
4098   // Pass register number to verify_oop_subroutine
4099   const char* b = NULL;
4100   {
4101     ResourceMark rm;
4102     stringStream ss;
4103     ss.print(&quot;verify_oop_addr: %s (%s:%d)&quot;, s, file, line);
4104     b = code_string(ss.as_string());
4105   }
4106 #ifdef _LP64
4107   push(rscratch1);                    // save r10, trashed by movptr()
4108 #endif
4109   push(rax);                          // save rax,
4110   // addr may contain rsp so we will have to adjust it based on the push
4111   // we just did (and on 64 bit we do two pushes)
4112   // NOTE: 64bit seemed to have had a bug in that it did movq(addr, rax); which
4113   // stores rax into addr which is backwards of what was intended.
4114   if (addr.uses(rsp)) {
4115     lea(rax, addr);
4116     pushptr(Address(rax, LP64_ONLY(2 *) BytesPerWord));
4117   } else {
4118     pushptr(addr);
4119   }
4120 
4121   ExternalAddress buffer((address) b);
4122   // pass msg argument
4123   // avoid using pushptr, as it modifies scratch registers
4124   // and our contract is not to modify anything
4125   movptr(rax, buffer.addr());
4126   push(rax);
4127 
4128   // call indirectly to solve generation ordering problem
4129   movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
4130   call(rax);
4131   // Caller pops the arguments (addr, message) and restores rax, r10.
4132 }
4133 
4134 void MacroAssembler::verify_tlab() {
4135 #ifdef ASSERT
4136   if (UseTLAB &amp;&amp; VerifyOops) {
4137     Label next, ok;
4138     Register t1 = rsi;
4139     Register thread_reg = NOT_LP64(rbx) LP64_ONLY(r15_thread);
4140 
4141     push(t1);
4142     NOT_LP64(push(thread_reg));
4143     NOT_LP64(get_thread(thread_reg));
4144 
4145     movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset())));
4146     cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_start_offset())));
4147     jcc(Assembler::aboveEqual, next);
4148     STOP(&quot;assert(top &gt;= start)&quot;);
4149     should_not_reach_here();
4150 
4151     bind(next);
4152     movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_end_offset())));
4153     cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset())));
4154     jcc(Assembler::aboveEqual, ok);
4155     STOP(&quot;assert(top &lt;= end)&quot;);
4156     should_not_reach_here();
4157 
4158     bind(ok);
4159     NOT_LP64(pop(thread_reg));
4160     pop(t1);
4161   }
4162 #endif
4163 }
4164 
4165 class ControlWord {
4166  public:
4167   int32_t _value;
4168 
4169   int  rounding_control() const        { return  (_value &gt;&gt; 10) &amp; 3      ; }
4170   int  precision_control() const       { return  (_value &gt;&gt;  8) &amp; 3      ; }
4171   bool precision() const               { return ((_value &gt;&gt;  5) &amp; 1) != 0; }
4172   bool underflow() const               { return ((_value &gt;&gt;  4) &amp; 1) != 0; }
4173   bool overflow() const                { return ((_value &gt;&gt;  3) &amp; 1) != 0; }
4174   bool zero_divide() const             { return ((_value &gt;&gt;  2) &amp; 1) != 0; }
4175   bool denormalized() const            { return ((_value &gt;&gt;  1) &amp; 1) != 0; }
4176   bool invalid() const                 { return ((_value &gt;&gt;  0) &amp; 1) != 0; }
4177 
4178   void print() const {
4179     // rounding control
4180     const char* rc;
4181     switch (rounding_control()) {
4182       case 0: rc = &quot;round near&quot;; break;
4183       case 1: rc = &quot;round down&quot;; break;
4184       case 2: rc = &quot;round up  &quot;; break;
4185       case 3: rc = &quot;chop      &quot;; break;
4186     };
4187     // precision control
4188     const char* pc;
4189     switch (precision_control()) {
4190       case 0: pc = &quot;24 bits &quot;; break;
4191       case 1: pc = &quot;reserved&quot;; break;
4192       case 2: pc = &quot;53 bits &quot;; break;
4193       case 3: pc = &quot;64 bits &quot;; break;
4194     };
4195     // flags
4196     char f[9];
4197     f[0] = &#39; &#39;;
4198     f[1] = &#39; &#39;;
4199     f[2] = (precision   ()) ? &#39;P&#39; : &#39;p&#39;;
4200     f[3] = (underflow   ()) ? &#39;U&#39; : &#39;u&#39;;
4201     f[4] = (overflow    ()) ? &#39;O&#39; : &#39;o&#39;;
4202     f[5] = (zero_divide ()) ? &#39;Z&#39; : &#39;z&#39;;
4203     f[6] = (denormalized()) ? &#39;D&#39; : &#39;d&#39;;
4204     f[7] = (invalid     ()) ? &#39;I&#39; : &#39;i&#39;;
4205     f[8] = &#39;\x0&#39;;
4206     // output
4207     printf(&quot;%04x  masks = %s, %s, %s&quot;, _value &amp; 0xFFFF, f, rc, pc);
4208   }
4209 
4210 };
4211 
4212 class StatusWord {
4213  public:
4214   int32_t _value;
4215 
4216   bool busy() const                    { return ((_value &gt;&gt; 15) &amp; 1) != 0; }
4217   bool C3() const                      { return ((_value &gt;&gt; 14) &amp; 1) != 0; }
4218   bool C2() const                      { return ((_value &gt;&gt; 10) &amp; 1) != 0; }
4219   bool C1() const                      { return ((_value &gt;&gt;  9) &amp; 1) != 0; }
4220   bool C0() const                      { return ((_value &gt;&gt;  8) &amp; 1) != 0; }
4221   int  top() const                     { return  (_value &gt;&gt; 11) &amp; 7      ; }
4222   bool error_status() const            { return ((_value &gt;&gt;  7) &amp; 1) != 0; }
4223   bool stack_fault() const             { return ((_value &gt;&gt;  6) &amp; 1) != 0; }
4224   bool precision() const               { return ((_value &gt;&gt;  5) &amp; 1) != 0; }
4225   bool underflow() const               { return ((_value &gt;&gt;  4) &amp; 1) != 0; }
4226   bool overflow() const                { return ((_value &gt;&gt;  3) &amp; 1) != 0; }
4227   bool zero_divide() const             { return ((_value &gt;&gt;  2) &amp; 1) != 0; }
4228   bool denormalized() const            { return ((_value &gt;&gt;  1) &amp; 1) != 0; }
4229   bool invalid() const                 { return ((_value &gt;&gt;  0) &amp; 1) != 0; }
4230 
4231   void print() const {
4232     // condition codes
4233     char c[5];
4234     c[0] = (C3()) ? &#39;3&#39; : &#39;-&#39;;
4235     c[1] = (C2()) ? &#39;2&#39; : &#39;-&#39;;
4236     c[2] = (C1()) ? &#39;1&#39; : &#39;-&#39;;
4237     c[3] = (C0()) ? &#39;0&#39; : &#39;-&#39;;
4238     c[4] = &#39;\x0&#39;;
4239     // flags
4240     char f[9];
4241     f[0] = (error_status()) ? &#39;E&#39; : &#39;-&#39;;
4242     f[1] = (stack_fault ()) ? &#39;S&#39; : &#39;-&#39;;
4243     f[2] = (precision   ()) ? &#39;P&#39; : &#39;-&#39;;
4244     f[3] = (underflow   ()) ? &#39;U&#39; : &#39;-&#39;;
4245     f[4] = (overflow    ()) ? &#39;O&#39; : &#39;-&#39;;
4246     f[5] = (zero_divide ()) ? &#39;Z&#39; : &#39;-&#39;;
4247     f[6] = (denormalized()) ? &#39;D&#39; : &#39;-&#39;;
4248     f[7] = (invalid     ()) ? &#39;I&#39; : &#39;-&#39;;
4249     f[8] = &#39;\x0&#39;;
4250     // output
4251     printf(&quot;%04x  flags = %s, cc =  %s, top = %d&quot;, _value &amp; 0xFFFF, f, c, top());
4252   }
4253 
4254 };
4255 
4256 class TagWord {
4257  public:
4258   int32_t _value;
4259 
4260   int tag_at(int i) const              { return (_value &gt;&gt; (i*2)) &amp; 3; }
4261 
4262   void print() const {
4263     printf(&quot;%04x&quot;, _value &amp; 0xFFFF);
4264   }
4265 
4266 };
4267 
4268 class FPU_Register {
4269  public:
4270   int32_t _m0;
4271   int32_t _m1;
4272   int16_t _ex;
4273 
4274   bool is_indefinite() const           {
4275     return _ex == -1 &amp;&amp; _m1 == (int32_t)0xC0000000 &amp;&amp; _m0 == 0;
4276   }
4277 
4278   void print() const {
4279     char  sign = (_ex &lt; 0) ? &#39;-&#39; : &#39;+&#39;;
4280     const char* kind = (_ex == 0x7FFF || _ex == (int16_t)-1) ? &quot;NaN&quot; : &quot;   &quot;;
4281     printf(&quot;%c%04hx.%08x%08x  %s&quot;, sign, _ex, _m1, _m0, kind);
4282   };
4283 
4284 };
4285 
4286 class FPU_State {
4287  public:
4288   enum {
4289     register_size       = 10,
4290     number_of_registers =  8,
4291     register_mask       =  7
4292   };
4293 
4294   ControlWord  _control_word;
4295   StatusWord   _status_word;
4296   TagWord      _tag_word;
4297   int32_t      _error_offset;
4298   int32_t      _error_selector;
4299   int32_t      _data_offset;
4300   int32_t      _data_selector;
4301   int8_t       _register[register_size * number_of_registers];
4302 
4303   int tag_for_st(int i) const          { return _tag_word.tag_at((_status_word.top() + i) &amp; register_mask); }
4304   FPU_Register* st(int i) const        { return (FPU_Register*)&amp;_register[register_size * i]; }
4305 
4306   const char* tag_as_string(int tag) const {
4307     switch (tag) {
4308       case 0: return &quot;valid&quot;;
4309       case 1: return &quot;zero&quot;;
4310       case 2: return &quot;special&quot;;
4311       case 3: return &quot;empty&quot;;
4312     }
4313     ShouldNotReachHere();
4314     return NULL;
4315   }
4316 
4317   void print() const {
4318     // print computation registers
4319     { int t = _status_word.top();
4320       for (int i = 0; i &lt; number_of_registers; i++) {
4321         int j = (i - t) &amp; register_mask;
4322         printf(&quot;%c r%d = ST%d = &quot;, (j == 0 ? &#39;*&#39; : &#39; &#39;), i, j);
4323         st(j)-&gt;print();
4324         printf(&quot; %s\n&quot;, tag_as_string(_tag_word.tag_at(i)));
4325       }
4326     }
4327     printf(&quot;\n&quot;);
4328     // print control registers
4329     printf(&quot;ctrl = &quot;); _control_word.print(); printf(&quot;\n&quot;);
4330     printf(&quot;stat = &quot;); _status_word .print(); printf(&quot;\n&quot;);
4331     printf(&quot;tags = &quot;); _tag_word    .print(); printf(&quot;\n&quot;);
4332   }
4333 
4334 };
4335 
4336 class Flag_Register {
4337  public:
4338   int32_t _value;
4339 
4340   bool overflow() const                { return ((_value &gt;&gt; 11) &amp; 1) != 0; }
4341   bool direction() const               { return ((_value &gt;&gt; 10) &amp; 1) != 0; }
4342   bool sign() const                    { return ((_value &gt;&gt;  7) &amp; 1) != 0; }
4343   bool zero() const                    { return ((_value &gt;&gt;  6) &amp; 1) != 0; }
4344   bool auxiliary_carry() const         { return ((_value &gt;&gt;  4) &amp; 1) != 0; }
4345   bool parity() const                  { return ((_value &gt;&gt;  2) &amp; 1) != 0; }
4346   bool carry() const                   { return ((_value &gt;&gt;  0) &amp; 1) != 0; }
4347 
4348   void print() const {
4349     // flags
4350     char f[8];
4351     f[0] = (overflow       ()) ? &#39;O&#39; : &#39;-&#39;;
4352     f[1] = (direction      ()) ? &#39;D&#39; : &#39;-&#39;;
4353     f[2] = (sign           ()) ? &#39;S&#39; : &#39;-&#39;;
4354     f[3] = (zero           ()) ? &#39;Z&#39; : &#39;-&#39;;
4355     f[4] = (auxiliary_carry()) ? &#39;A&#39; : &#39;-&#39;;
4356     f[5] = (parity         ()) ? &#39;P&#39; : &#39;-&#39;;
4357     f[6] = (carry          ()) ? &#39;C&#39; : &#39;-&#39;;
4358     f[7] = &#39;\x0&#39;;
4359     // output
4360     printf(&quot;%08x  flags = %s&quot;, _value, f);
4361   }
4362 
4363 };
4364 
4365 class IU_Register {
4366  public:
4367   int32_t _value;
4368 
4369   void print() const {
4370     printf(&quot;%08x  %11d&quot;, _value, _value);
4371   }
4372 
4373 };
4374 
4375 class IU_State {
4376  public:
4377   Flag_Register _eflags;
4378   IU_Register   _rdi;
4379   IU_Register   _rsi;
4380   IU_Register   _rbp;
4381   IU_Register   _rsp;
4382   IU_Register   _rbx;
4383   IU_Register   _rdx;
4384   IU_Register   _rcx;
4385   IU_Register   _rax;
4386 
4387   void print() const {
4388     // computation registers
4389     printf(&quot;rax,  = &quot;); _rax.print(); printf(&quot;\n&quot;);
4390     printf(&quot;rbx,  = &quot;); _rbx.print(); printf(&quot;\n&quot;);
4391     printf(&quot;rcx  = &quot;); _rcx.print(); printf(&quot;\n&quot;);
4392     printf(&quot;rdx  = &quot;); _rdx.print(); printf(&quot;\n&quot;);
4393     printf(&quot;rdi  = &quot;); _rdi.print(); printf(&quot;\n&quot;);
4394     printf(&quot;rsi  = &quot;); _rsi.print(); printf(&quot;\n&quot;);
4395     printf(&quot;rbp,  = &quot;); _rbp.print(); printf(&quot;\n&quot;);
4396     printf(&quot;rsp  = &quot;); _rsp.print(); printf(&quot;\n&quot;);
4397     printf(&quot;\n&quot;);
4398     // control registers
4399     printf(&quot;flgs = &quot;); _eflags.print(); printf(&quot;\n&quot;);
4400   }
4401 };
4402 
4403 
4404 class CPU_State {
4405  public:
4406   FPU_State _fpu_state;
4407   IU_State  _iu_state;
4408 
4409   void print() const {
4410     printf(&quot;--------------------------------------------------\n&quot;);
4411     _iu_state .print();
4412     printf(&quot;\n&quot;);
4413     _fpu_state.print();
4414     printf(&quot;--------------------------------------------------\n&quot;);
4415   }
4416 
4417 };
4418 
4419 
4420 static void _print_CPU_state(CPU_State* state) {
4421   state-&gt;print();
4422 };
4423 
4424 
4425 void MacroAssembler::print_CPU_state() {
4426   push_CPU_state();
4427   push(rsp);                // pass CPU state
4428   call(RuntimeAddress(CAST_FROM_FN_PTR(address, _print_CPU_state)));
4429   addptr(rsp, wordSize);       // discard argument
4430   pop_CPU_state();
4431 }
4432 
4433 
4434 #ifndef _LP64
4435 static bool _verify_FPU(int stack_depth, char* s, CPU_State* state) {
4436   static int counter = 0;
4437   FPU_State* fs = &amp;state-&gt;_fpu_state;
4438   counter++;
4439   // For leaf calls, only verify that the top few elements remain empty.
4440   // We only need 1 empty at the top for C2 code.
4441   if( stack_depth &lt; 0 ) {
4442     if( fs-&gt;tag_for_st(7) != 3 ) {
4443       printf(&quot;FPR7 not empty\n&quot;);
4444       state-&gt;print();
4445       assert(false, &quot;error&quot;);
4446       return false;
4447     }
4448     return true;                // All other stack states do not matter
4449   }
4450 
4451   assert((fs-&gt;_control_word._value &amp; 0xffff) == StubRoutines::_fpu_cntrl_wrd_std,
4452          &quot;bad FPU control word&quot;);
4453 
4454   // compute stack depth
4455   int i = 0;
4456   while (i &lt; FPU_State::number_of_registers &amp;&amp; fs-&gt;tag_for_st(i)  &lt; 3) i++;
4457   int d = i;
4458   while (i &lt; FPU_State::number_of_registers &amp;&amp; fs-&gt;tag_for_st(i) == 3) i++;
4459   // verify findings
4460   if (i != FPU_State::number_of_registers) {
4461     // stack not contiguous
4462     printf(&quot;%s: stack not contiguous at ST%d\n&quot;, s, i);
4463     state-&gt;print();
4464     assert(false, &quot;error&quot;);
4465     return false;
4466   }
4467   // check if computed stack depth corresponds to expected stack depth
4468   if (stack_depth &lt; 0) {
4469     // expected stack depth is -stack_depth or less
4470     if (d &gt; -stack_depth) {
4471       // too many elements on the stack
4472       printf(&quot;%s: &lt;= %d stack elements expected but found %d\n&quot;, s, -stack_depth, d);
4473       state-&gt;print();
4474       assert(false, &quot;error&quot;);
4475       return false;
4476     }
4477   } else {
4478     // expected stack depth is stack_depth
4479     if (d != stack_depth) {
4480       // wrong stack depth
4481       printf(&quot;%s: %d stack elements expected but found %d\n&quot;, s, stack_depth, d);
4482       state-&gt;print();
4483       assert(false, &quot;error&quot;);
4484       return false;
4485     }
4486   }
4487   // everything is cool
4488   return true;
4489 }
4490 
4491 void MacroAssembler::verify_FPU(int stack_depth, const char* s) {
4492   if (!VerifyFPU) return;
4493   push_CPU_state();
4494   push(rsp);                // pass CPU state
4495   ExternalAddress msg((address) s);
4496   // pass message string s
4497   pushptr(msg.addr());
4498   push(stack_depth);        // pass stack depth
4499   call(RuntimeAddress(CAST_FROM_FN_PTR(address, _verify_FPU)));
4500   addptr(rsp, 3 * wordSize);   // discard arguments
4501   // check for error
4502   { Label L;
4503     testl(rax, rax);
4504     jcc(Assembler::notZero, L);
4505     int3();                  // break if error condition
4506     bind(L);
4507   }
4508   pop_CPU_state();
4509 }
4510 #endif // _LP64
4511 
4512 void MacroAssembler::restore_cpu_control_state_after_jni() {
4513   // Either restore the MXCSR register after returning from the JNI Call
4514   // or verify that it wasn&#39;t changed (with -Xcheck:jni flag).
4515   if (VM_Version::supports_sse()) {
4516     if (RestoreMXCSROnJNICalls) {
4517       ldmxcsr(ExternalAddress(StubRoutines::addr_mxcsr_std()));
4518     } else if (CheckJNICalls) {
4519       call(RuntimeAddress(StubRoutines::x86::verify_mxcsr_entry()));
4520     }
4521   }
4522   // Clear upper bits of YMM registers to avoid SSE &lt;-&gt; AVX transition penalty.
4523   vzeroupper();
4524   // Reset k1 to 0xffff.
4525 
4526 #ifdef COMPILER2
4527   if (PostLoopMultiversioning &amp;&amp; VM_Version::supports_evex()) {
4528     push(rcx);
4529     movl(rcx, 0xffff);
4530     kmovwl(k1, rcx);
4531     pop(rcx);
4532   }
4533 #endif // COMPILER2
4534 
4535 #ifndef _LP64
4536   // Either restore the x87 floating pointer control word after returning
4537   // from the JNI call or verify that it wasn&#39;t changed.
4538   if (CheckJNICalls) {
4539     call(RuntimeAddress(StubRoutines::x86::verify_fpu_cntrl_wrd_entry()));
4540   }
4541 #endif // _LP64
4542 }
4543 
4544 // ((OopHandle)result).resolve();
4545 void MacroAssembler::resolve_oop_handle(Register result, Register tmp) {
4546   assert_different_registers(result, tmp);
4547 
4548   // Only 64 bit platforms support GCs that require a tmp register
4549   // Only IN_HEAP loads require a thread_tmp register
4550   // OopHandle::resolve is an indirection like jobject.
4551   access_load_at(T_OBJECT, IN_NATIVE,
4552                  result, Address(result, 0), tmp, /*tmp_thread*/noreg);
4553 }
4554 
4555 // ((WeakHandle)result).resolve();
4556 void MacroAssembler::resolve_weak_handle(Register rresult, Register rtmp) {
4557   assert_different_registers(rresult, rtmp);
4558   Label resolved;
4559 
4560   // A null weak handle resolves to null.
4561   cmpptr(rresult, 0);
4562   jcc(Assembler::equal, resolved);
4563 
4564   // Only 64 bit platforms support GCs that require a tmp register
4565   // Only IN_HEAP loads require a thread_tmp register
4566   // WeakHandle::resolve is an indirection like jweak.
4567   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF,
4568                  rresult, Address(rresult, 0), rtmp, /*tmp_thread*/noreg);
4569   bind(resolved);
4570 }
4571 
4572 void MacroAssembler::load_mirror(Register mirror, Register method, Register tmp) {
4573   // get mirror
4574   const int mirror_offset = in_bytes(Klass::java_mirror_offset());
4575   load_method_holder(mirror, method);
4576   movptr(mirror, Address(mirror, mirror_offset));
4577   resolve_oop_handle(mirror, tmp);
4578 }
4579 
4580 void MacroAssembler::load_method_holder_cld(Register rresult, Register rmethod) {
4581   load_method_holder(rresult, rmethod);
4582   movptr(rresult, Address(rresult, InstanceKlass::class_loader_data_offset()));
4583 }
4584 
4585 void MacroAssembler::load_metadata(Register dst, Register src) {
4586   if (UseCompressedClassPointers) {
4587     movl(dst, Address(src, oopDesc::klass_offset_in_bytes()));
4588   } else {
4589     movptr(dst, Address(src, oopDesc::klass_offset_in_bytes()));
4590   }
4591 }
4592 
4593 void MacroAssembler::load_storage_props(Register dst, Register src) {
4594   load_metadata(dst, src);
4595   if (UseCompressedClassPointers) {
4596     shrl(dst, oopDesc::narrow_storage_props_shift);
4597   } else {
4598     shrq(dst, oopDesc::wide_storage_props_shift);
4599   }
4600 }
4601 
4602 void MacroAssembler::load_method_holder(Register holder, Register method) {
4603   movptr(holder, Address(method, Method::const_offset()));                      // ConstMethod*
4604   movptr(holder, Address(holder, ConstMethod::constants_offset()));             // ConstantPool*
4605   movptr(holder, Address(holder, ConstantPool::pool_holder_offset_in_bytes())); // InstanceKlass*
4606 }
4607 
4608 void MacroAssembler::load_klass(Register dst, Register src) {
4609   load_metadata(dst, src);
4610 #ifdef _LP64
4611   if (UseCompressedClassPointers) {
4612     andl(dst, oopDesc::compressed_klass_mask());
4613     decode_klass_not_null(dst);
4614   } else
4615 #endif
4616   {
4617 #ifdef _LP64
4618     shlq(dst, oopDesc::storage_props_nof_bits);
4619     shrq(dst, oopDesc::storage_props_nof_bits);
4620 #else
4621     andl(dst, oopDesc::wide_klass_mask());
4622 #endif
4623   }
4624 }
4625 
4626 void MacroAssembler::load_prototype_header(Register dst, Register src) {
4627   load_klass(dst, src);
4628   movptr(dst, Address(dst, Klass::prototype_header_offset()));
4629 }
4630 
4631 void MacroAssembler::store_klass(Register dst, Register src) {
4632 #ifdef _LP64
4633   if (UseCompressedClassPointers) {
4634     encode_klass_not_null(src);
4635     movl(Address(dst, oopDesc::klass_offset_in_bytes()), src);
4636   } else
4637 #endif
4638     movptr(Address(dst, oopDesc::klass_offset_in_bytes()), src);
4639 }
4640 
4641 void MacroAssembler::access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
4642                                     Register tmp1, Register thread_tmp) {
4643   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4644   decorators = AccessInternal::decorator_fixup(decorators);
4645   bool as_raw = (decorators &amp; AS_RAW) != 0;
4646   if (as_raw) {
4647     bs-&gt;BarrierSetAssembler::load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4648   } else {
4649     bs-&gt;load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4650   }
4651 }
4652 
4653 void MacroAssembler::access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
4654                                      Register tmp1, Register tmp2, Register tmp3) {
4655   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4656   decorators = AccessInternal::decorator_fixup(decorators);
4657   bool as_raw = (decorators &amp; AS_RAW) != 0;
4658   if (as_raw) {
4659     bs-&gt;BarrierSetAssembler::store_at(this, decorators, type, dst, src, tmp1, tmp2, tmp3);
4660   } else {
4661     bs-&gt;store_at(this, decorators, type, dst, src, tmp1, tmp2, tmp3);
4662   }
4663 }
4664 
4665 void MacroAssembler::access_value_copy(DecoratorSet decorators, Register src, Register dst,
4666                                        Register value_klass) {
4667   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4668   bs-&gt;value_copy(this, decorators, src, dst, value_klass);
4669 }
4670 
4671 void MacroAssembler::first_field_offset(Register value_klass, Register offset) {
4672   movptr(offset, Address(value_klass, InstanceKlass::adr_valueklass_fixed_block_offset()));
4673   movl(offset, Address(offset, ValueKlass::first_field_offset_offset()));
4674 }
4675 
4676 void MacroAssembler::data_for_oop(Register oop, Register data, Register value_klass) {
4677   // ((address) (void*) o) + vk-&gt;first_field_offset();
4678   Register offset = (data == oop) ? rscratch1 : data;
4679   first_field_offset(value_klass, offset);
4680   if (data == oop) {
4681     addptr(data, offset);
4682   } else {
4683     lea(data, Address(oop, offset));
4684   }
4685 }
4686 
4687 void MacroAssembler::data_for_value_array_index(Register array, Register array_klass,
4688                                                 Register index, Register data) {
4689   assert(index != rcx, &quot;index needs to shift by rcx&quot;);
4690   assert_different_registers(array, array_klass, index);
4691   assert_different_registers(rcx, array, index);
4692 
4693   // array-&gt;base() + (index &lt;&lt; Klass::layout_helper_log2_element_size(lh));
4694   movl(rcx, Address(array_klass, Klass::layout_helper_offset()));
4695 
4696   // Klass::layout_helper_log2_element_size(lh)
4697   // (lh &gt;&gt; _lh_log2_element_size_shift) &amp; _lh_log2_element_size_mask;
4698   shrl(rcx, Klass::_lh_log2_element_size_shift);
4699   andl(rcx, Klass::_lh_log2_element_size_mask);
4700   shlptr(index); // index &lt;&lt; rcx
4701 
4702   lea(data, Address(array, index, Address::times_1, arrayOopDesc::base_offset_in_bytes(T_VALUETYPE)));
4703 }
4704 
4705 void MacroAssembler::resolve(DecoratorSet decorators, Register obj) {
4706   // Use stronger ACCESS_WRITE|ACCESS_READ by default.
4707   if ((decorators &amp; (ACCESS_READ | ACCESS_WRITE)) == 0) {
4708     decorators |= ACCESS_READ | ACCESS_WRITE;
4709   }
4710   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4711   return bs-&gt;resolve(this, decorators, obj);
4712 }
4713 
4714 void MacroAssembler::load_heap_oop(Register dst, Address src, Register tmp1,
4715                                    Register thread_tmp, DecoratorSet decorators) {
4716   access_load_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp);
4717 }
4718 
4719 // Doesn&#39;t do verfication, generates fixed size code
4720 void MacroAssembler::load_heap_oop_not_null(Register dst, Address src, Register tmp1,
4721                                             Register thread_tmp, DecoratorSet decorators) {
4722   access_load_at(T_OBJECT, IN_HEAP | IS_NOT_NULL | decorators, dst, src, tmp1, thread_tmp);
4723 }
4724 
4725 void MacroAssembler::store_heap_oop(Address dst, Register src, Register tmp1,
4726                                     Register tmp2, Register tmp3, DecoratorSet decorators) {
4727   access_store_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, tmp2, tmp3);
4728 }
4729 
4730 // Used for storing NULLs.
4731 void MacroAssembler::store_heap_oop_null(Address dst) {
4732   access_store_at(T_OBJECT, IN_HEAP, dst, noreg, noreg, noreg, noreg);
4733 }
4734 
4735 #ifdef _LP64
4736 void MacroAssembler::store_klass_gap(Register dst, Register src) {
4737   if (UseCompressedClassPointers) {
4738     // Store to klass gap in destination
4739     movl(Address(dst, oopDesc::klass_gap_offset_in_bytes()), src);
4740   }
4741 }
4742 
4743 #ifdef ASSERT
4744 void MacroAssembler::verify_heapbase(const char* msg) {
4745   assert (UseCompressedOops, &quot;should be compressed&quot;);
4746   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4747   if (CheckCompressedOops) {
4748     Label ok;
4749     push(rscratch1); // cmpptr trashes rscratch1
4750     cmpptr(r12_heapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
4751     jcc(Assembler::equal, ok);
4752     STOP(msg);
4753     bind(ok);
4754     pop(rscratch1);
4755   }
4756 }
4757 #endif
4758 
4759 // Algorithm must match oop.inline.hpp encode_heap_oop.
4760 void MacroAssembler::encode_heap_oop(Register r) {
4761 #ifdef ASSERT
4762   verify_heapbase(&quot;MacroAssembler::encode_heap_oop: heap base corrupted?&quot;);
4763 #endif
4764   verify_oop_msg(r, &quot;broken oop in encode_heap_oop&quot;);
4765   if (CompressedOops::base() == NULL) {
4766     if (CompressedOops::shift() != 0) {
4767       assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4768       shrq(r, LogMinObjAlignmentInBytes);
4769     }
4770     return;
4771   }
4772   testq(r, r);
4773   cmovq(Assembler::equal, r, r12_heapbase);
4774   subq(r, r12_heapbase);
4775   shrq(r, LogMinObjAlignmentInBytes);
4776 }
4777 
4778 void MacroAssembler::encode_heap_oop_not_null(Register r) {
4779 #ifdef ASSERT
4780   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null: heap base corrupted?&quot;);
4781   if (CheckCompressedOops) {
4782     Label ok;
4783     testq(r, r);
4784     jcc(Assembler::notEqual, ok);
4785     STOP(&quot;null oop passed to encode_heap_oop_not_null&quot;);
4786     bind(ok);
4787   }
4788 #endif
4789   verify_oop_msg(r, &quot;broken oop in encode_heap_oop_not_null&quot;);
4790   if (CompressedOops::base() != NULL) {
4791     subq(r, r12_heapbase);
4792   }
4793   if (CompressedOops::shift() != 0) {
4794     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4795     shrq(r, LogMinObjAlignmentInBytes);
4796   }
4797 }
4798 
4799 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) {
4800 #ifdef ASSERT
4801   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?&quot;);
4802   if (CheckCompressedOops) {
4803     Label ok;
4804     testq(src, src);
4805     jcc(Assembler::notEqual, ok);
4806     STOP(&quot;null oop passed to encode_heap_oop_not_null2&quot;);
4807     bind(ok);
4808   }
4809 #endif
4810   verify_oop_msg(src, &quot;broken oop in encode_heap_oop_not_null2&quot;);
4811   if (dst != src) {
4812     movq(dst, src);
4813   }
4814   if (CompressedOops::base() != NULL) {
4815     subq(dst, r12_heapbase);
4816   }
4817   if (CompressedOops::shift() != 0) {
4818     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4819     shrq(dst, LogMinObjAlignmentInBytes);
4820   }
4821 }
4822 
4823 void  MacroAssembler::decode_heap_oop(Register r) {
4824 #ifdef ASSERT
4825   verify_heapbase(&quot;MacroAssembler::decode_heap_oop: heap base corrupted?&quot;);
4826 #endif
4827   if (CompressedOops::base() == NULL) {
4828     if (CompressedOops::shift() != 0) {
4829       assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4830       shlq(r, LogMinObjAlignmentInBytes);
4831     }
4832   } else {
4833     Label done;
4834     shlq(r, LogMinObjAlignmentInBytes);
4835     jccb(Assembler::equal, done);
4836     addq(r, r12_heapbase);
4837     bind(done);
4838   }
4839   verify_oop_msg(r, &quot;broken oop in decode_heap_oop&quot;);
4840 }
4841 
4842 void  MacroAssembler::decode_heap_oop_not_null(Register r) {
4843   // Note: it will change flags
4844   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
4845   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4846   // Cannot assert, unverified entry point counts instructions (see .ad file)
4847   // vtableStubs also counts instructions in pd_code_size_limit.
4848   // Also do not verify_oop as this is called by verify_oop.
4849   if (CompressedOops::shift() != 0) {
4850     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4851     shlq(r, LogMinObjAlignmentInBytes);
4852     if (CompressedOops::base() != NULL) {
4853       addq(r, r12_heapbase);
4854     }
4855   } else {
4856     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
4857   }
4858 }
4859 
4860 void  MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) {
4861   // Note: it will change flags
4862   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
4863   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4864   // Cannot assert, unverified entry point counts instructions (see .ad file)
4865   // vtableStubs also counts instructions in pd_code_size_limit.
4866   // Also do not verify_oop as this is called by verify_oop.
4867   if (CompressedOops::shift() != 0) {
4868     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
4869     if (LogMinObjAlignmentInBytes == Address::times_8) {
4870       leaq(dst, Address(r12_heapbase, src, Address::times_8, 0));
4871     } else {
4872       if (dst != src) {
4873         movq(dst, src);
4874       }
4875       shlq(dst, LogMinObjAlignmentInBytes);
4876       if (CompressedOops::base() != NULL) {
4877         addq(dst, r12_heapbase);
4878       }
4879     }
4880   } else {
4881     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
4882     if (dst != src) {
4883       movq(dst, src);
4884     }
4885   }
4886 }
4887 
4888 void MacroAssembler::encode_klass_not_null(Register r) {
4889   if (CompressedKlassPointers::base() != NULL) {
4890     // Use r12 as a scratch register in which to temporarily load the narrow_klass_base.
4891     assert(r != r12_heapbase, &quot;Encoding a klass in r12&quot;);
4892     mov64(r12_heapbase, (int64_t)CompressedKlassPointers::base());
4893     subq(r, r12_heapbase);
4894   }
4895   if (CompressedKlassPointers::shift() != 0) {
4896     assert (LogKlassAlignmentInBytes == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
4897     shrq(r, LogKlassAlignmentInBytes);
4898   }
4899   if (CompressedKlassPointers::base() != NULL) {
4900     reinit_heapbase();
4901   }
4902 }
4903 
4904 void MacroAssembler::encode_klass_not_null(Register dst, Register src) {
4905   if (dst == src) {
4906     encode_klass_not_null(src);
4907   } else {
4908     if (CompressedKlassPointers::base() != NULL) {
4909       mov64(dst, (int64_t)CompressedKlassPointers::base());
4910       negq(dst);
4911       addq(dst, src);
4912     } else {
4913       movptr(dst, src);
4914     }
4915     if (CompressedKlassPointers::shift() != 0) {
4916       assert (LogKlassAlignmentInBytes == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
4917       shrq(dst, LogKlassAlignmentInBytes);
4918     }
4919   }
4920 }
4921 
4922 // Function instr_size_for_decode_klass_not_null() counts the instructions
4923 // generated by decode_klass_not_null(register r) and reinit_heapbase(),
4924 // when (Universe::heap() != NULL).  Hence, if the instructions they
4925 // generate change, then this method needs to be updated.
4926 int MacroAssembler::instr_size_for_decode_klass_not_null() {
4927   assert (UseCompressedClassPointers, &quot;only for compressed klass ptrs&quot;);
4928   if (CompressedKlassPointers::base() != NULL) {
4929     // mov64 + addq + shlq? + mov64  (for reinit_heapbase()).
4930     return (CompressedKlassPointers::shift() == 0 ? 20 : 24);
4931   } else {
4932     // longest load decode klass function, mov64, leaq
4933     return 16;
4934   }
4935 }
4936 
4937 // !!! If the instructions that get generated here change then function
4938 // instr_size_for_decode_klass_not_null() needs to get updated.
4939 void  MacroAssembler::decode_klass_not_null(Register r) {
4940   // Note: it will change flags
4941   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4942   assert(r != r12_heapbase, &quot;Decoding a klass in r12&quot;);
4943   // Cannot assert, unverified entry point counts instructions (see .ad file)
4944   // vtableStubs also counts instructions in pd_code_size_limit.
4945   // Also do not verify_oop as this is called by verify_oop.
4946   if (CompressedKlassPointers::shift() != 0) {
4947     assert(LogKlassAlignmentInBytes == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
4948     shlq(r, LogKlassAlignmentInBytes);
4949   }
4950   // Use r12 as a scratch register in which to temporarily load the narrow_klass_base.
4951   if (CompressedKlassPointers::base() != NULL) {
4952     mov64(r12_heapbase, (int64_t)CompressedKlassPointers::base());
4953     addq(r, r12_heapbase);
4954     reinit_heapbase();
4955   }
4956 }
4957 
4958 void  MacroAssembler::decode_klass_not_null(Register dst, Register src) {
4959   // Note: it will change flags
4960   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4961   if (dst == src) {
4962     decode_klass_not_null(dst);
4963   } else {
4964     // Cannot assert, unverified entry point counts instructions (see .ad file)
4965     // vtableStubs also counts instructions in pd_code_size_limit.
4966     // Also do not verify_oop as this is called by verify_oop.
4967     mov64(dst, (int64_t)CompressedKlassPointers::base());
4968     if (CompressedKlassPointers::shift() != 0) {
4969       assert(LogKlassAlignmentInBytes == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
4970       assert(LogKlassAlignmentInBytes == Address::times_8, &quot;klass not aligned on 64bits?&quot;);
4971       leaq(dst, Address(dst, src, Address::times_8, 0));
4972     } else {
4973       addq(dst, src);
4974     }
4975   }
4976 }
4977 
4978 void  MacroAssembler::set_narrow_oop(Register dst, jobject obj) {
4979   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
4980   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4981   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4982   int oop_index = oop_recorder()-&gt;find_index(obj);
4983   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4984   mov_narrow_oop(dst, oop_index, rspec);
4985 }
4986 
4987 void  MacroAssembler::set_narrow_oop(Address dst, jobject obj) {
4988   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
4989   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4990   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4991   int oop_index = oop_recorder()-&gt;find_index(obj);
4992   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4993   mov_narrow_oop(dst, oop_index, rspec);
4994 }
4995 
4996 void  MacroAssembler::set_narrow_klass(Register dst, Klass* k) {
4997   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4998   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4999   int klass_index = oop_recorder()-&gt;find_index(k);
5000   RelocationHolder rspec = metadata_Relocation::spec(klass_index);
5001   mov_narrow_oop(dst, CompressedKlassPointers::encode(k), rspec);
5002 }
5003 
5004 void  MacroAssembler::set_narrow_klass(Address dst, Klass* k) {
5005   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
5006   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
5007   int klass_index = oop_recorder()-&gt;find_index(k);
5008   RelocationHolder rspec = metadata_Relocation::spec(klass_index);
5009   mov_narrow_oop(dst, CompressedKlassPointers::encode(k), rspec);
5010 }
5011 
5012 void  MacroAssembler::cmp_narrow_oop(Register dst, jobject obj) {
5013   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
5014   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
5015   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
5016   int oop_index = oop_recorder()-&gt;find_index(obj);
5017   RelocationHolder rspec = oop_Relocation::spec(oop_index);
5018   Assembler::cmp_narrow_oop(dst, oop_index, rspec);
5019 }
5020 
5021 void  MacroAssembler::cmp_narrow_oop(Address dst, jobject obj) {
5022   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
5023   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
5024   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
5025   int oop_index = oop_recorder()-&gt;find_index(obj);
5026   RelocationHolder rspec = oop_Relocation::spec(oop_index);
5027   Assembler::cmp_narrow_oop(dst, oop_index, rspec);
5028 }
5029 
5030 void  MacroAssembler::cmp_narrow_klass(Register dst, Klass* k) {
5031   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
5032   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
5033   int klass_index = oop_recorder()-&gt;find_index(k);
5034   RelocationHolder rspec = metadata_Relocation::spec(klass_index);
5035   Assembler::cmp_narrow_oop(dst, CompressedKlassPointers::encode(k), rspec);
5036 }
5037 
5038 void  MacroAssembler::cmp_narrow_klass(Address dst, Klass* k) {
5039   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
5040   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
5041   int klass_index = oop_recorder()-&gt;find_index(k);
5042   RelocationHolder rspec = metadata_Relocation::spec(klass_index);
5043   Assembler::cmp_narrow_oop(dst, CompressedKlassPointers::encode(k), rspec);
5044 }
5045 
5046 void MacroAssembler::reinit_heapbase() {
5047   if (UseCompressedOops || UseCompressedClassPointers) {
5048     if (Universe::heap() != NULL) {
5049       if (CompressedOops::base() == NULL) {
5050         MacroAssembler::xorptr(r12_heapbase, r12_heapbase);
5051       } else {
5052         mov64(r12_heapbase, (int64_t)CompressedOops::ptrs_base());
5053       }
5054     } else {
5055       movptr(r12_heapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
5056     }
5057   }
5058 }
5059 
5060 #endif // _LP64
5061 
5062 // C2 compiled method&#39;s prolog code.
5063 void MacroAssembler::verified_entry(Compile* C, int sp_inc) {
5064   int framesize = C-&gt;output()-&gt;frame_size_in_bytes();
5065   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
5066   bool fp_mode_24b = false;
5067   int stack_bang_size = C-&gt;output()-&gt;need_stack_bang(bangsize) ? bangsize : 0;
5068 
5069   // WARNING: Initial instruction MUST be 5 bytes or longer so that
5070   // NativeJump::patch_verified_entry will be able to patch out the entry
5071   // code safely. The push to verify stack depth is ok at 5 bytes,
5072   // the frame allocation can be either 3 or 6 bytes. So if we don&#39;t do
5073   // stack bang then we must use the 6 byte frame allocation even if
5074   // we have no frame. :-(
5075   assert(stack_bang_size &gt;= framesize || stack_bang_size &lt;= 0, &quot;stack bang size incorrect&quot;);
5076 
5077   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
5078   // Remove word for return addr
5079   framesize -= wordSize;
5080   stack_bang_size -= wordSize;
5081 
5082   // Calls to C2R adapters often do not accept exceptional returns.
5083   // We require that their callers must bang for them.  But be careful, because
5084   // some VM calls (such as call site linkage) can use several kilobytes of
5085   // stack.  But the stack safety zone should account for that.
5086   // See bugs 4446381, 4468289, 4497237.
5087   if (stack_bang_size &gt; 0) {
5088     generate_stack_overflow_check(stack_bang_size);
5089 
5090     // We always push rbp, so that on return to interpreter rbp, will be
5091     // restored correctly and we can correct the stack.
5092     push(rbp);
5093     // Save caller&#39;s stack pointer into RBP if the frame pointer is preserved.
5094     if (PreserveFramePointer) {
5095       mov(rbp, rsp);
5096     }
5097     // Remove word for ebp
5098     framesize -= wordSize;
5099 
5100     // Create frame
5101     if (framesize) {
5102       subptr(rsp, framesize);
5103     }
5104   } else {
5105     // Create frame (force generation of a 4 byte immediate value)
5106     subptr_imm32(rsp, framesize);
5107 
5108     // Save RBP register now.
5109     framesize -= wordSize;
5110     movptr(Address(rsp, framesize), rbp);
5111     // Save caller&#39;s stack pointer into RBP if the frame pointer is preserved.
5112     if (PreserveFramePointer) {
5113       movptr(rbp, rsp);
5114       if (framesize &gt; 0) {
5115         addptr(rbp, framesize);
5116       }
5117     }
5118   }
5119 
5120   if (C-&gt;needs_stack_repair()) {
5121     // Save stack increment (also account for fixed framesize and rbp)
5122     assert((sp_inc &amp; (StackAlignmentInBytes-1)) == 0, &quot;stack increment not aligned&quot;);
5123     movptr(Address(rsp, C-&gt;output()-&gt;sp_inc_offset()), sp_inc + framesize + wordSize);
5124   }
5125 
5126   if (VerifyStackAtCalls) { // Majik cookie to verify stack depth
5127     framesize -= wordSize;
5128     movptr(Address(rsp, framesize), (int32_t)0xbadb100d);
5129   }
5130 
5131 #ifndef _LP64
5132   // If method sets FPU control word do it now
5133   if (fp_mode_24b) {
5134     fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_24()));
5135   }
5136   if (UseSSE &gt;= 2 &amp;&amp; VerifyFPU) {
5137     verify_FPU(0, &quot;FPU stack must be clean on entry&quot;);
5138   }
5139 #endif
5140 
5141 #ifdef ASSERT
5142   if (VerifyStackAtCalls) {
5143     Label L;
5144     push(rax);
5145     mov(rax, rsp);
5146     andptr(rax, StackAlignmentInBytes-1);
5147     cmpptr(rax, StackAlignmentInBytes-wordSize);
5148     pop(rax);
5149     jcc(Assembler::equal, L);
5150     STOP(&quot;Stack is not properly aligned!&quot;);
5151     bind(L);
5152   }
5153 #endif
5154 }
5155 
5156 // clear memory of size &#39;cnt&#39; qwords, starting at &#39;base&#39; using XMM/YMM registers
5157 void MacroAssembler::xmm_clear_mem(Register base, Register cnt, Register val, XMMRegister xtmp) {
5158   // cnt - number of qwords (8-byte words).
5159   // base - start address, qword aligned.
5160   Label L_zero_64_bytes, L_loop, L_sloop, L_tail, L_end;
5161   movdq(xtmp, val);
5162   if (UseAVX &gt;= 2) {
5163     punpcklqdq(xtmp, xtmp);
5164     vinserti128_high(xtmp, xtmp);
5165   } else {
5166     punpcklqdq(xtmp, xtmp);
5167   }
5168   jmp(L_zero_64_bytes);
5169 
5170   BIND(L_loop);
5171   if (UseAVX &gt;= 2) {
5172     vmovdqu(Address(base,  0), xtmp);
5173     vmovdqu(Address(base, 32), xtmp);
5174   } else {
5175     movdqu(Address(base,  0), xtmp);
5176     movdqu(Address(base, 16), xtmp);
5177     movdqu(Address(base, 32), xtmp);
5178     movdqu(Address(base, 48), xtmp);
5179   }
5180   addptr(base, 64);
5181 
5182   BIND(L_zero_64_bytes);
5183   subptr(cnt, 8);
5184   jccb(Assembler::greaterEqual, L_loop);
5185   addptr(cnt, 4);
5186   jccb(Assembler::less, L_tail);
5187   // Copy trailing 32 bytes
5188   if (UseAVX &gt;= 2) {
5189     vmovdqu(Address(base, 0), xtmp);
5190   } else {
5191     movdqu(Address(base,  0), xtmp);
5192     movdqu(Address(base, 16), xtmp);
5193   }
5194   addptr(base, 32);
5195   subptr(cnt, 4);
5196 
5197   BIND(L_tail);
5198   addptr(cnt, 4);
5199   jccb(Assembler::lessEqual, L_end);
5200   decrement(cnt);
5201 
5202   BIND(L_sloop);
5203   movq(Address(base, 0), xtmp);
5204   addptr(base, 8);
5205   decrement(cnt);
5206   jccb(Assembler::greaterEqual, L_sloop);
5207   BIND(L_end);
5208 }
5209 
5210 int MacroAssembler::store_value_type_fields_to_buf(ciValueKlass* vk, bool from_interpreter) {
5211   // A value type might be returned. If fields are in registers we
5212   // need to allocate a value type instance and initialize it with
5213   // the value of the fields.
5214   Label skip;
5215   // We only need a new buffered value if a new one is not returned
5216   testptr(rax, 1);
5217   jcc(Assembler::zero, skip);
5218   int call_offset = -1;
5219 
5220 #ifdef _LP64
5221   Label slow_case;
5222 
5223   // Try to allocate a new buffered value (from the heap)
5224   if (UseTLAB) {
5225     // FIXME -- for smaller code, the inline allocation (and the slow case) should be moved inside the pack handler.
5226     if (vk != NULL) {
5227       // Called from C1, where the return type is statically known.
5228       movptr(rbx, (intptr_t)vk-&gt;get_ValueKlass());
5229       jint lh = vk-&gt;layout_helper();
5230       assert(lh != Klass::_lh_neutral_value, &quot;inline class in return type must have been resolved&quot;);
5231       movl(r14, lh);
5232     } else {
5233       // Call from interpreter. RAX contains ((the ValueKlass* of the return type) | 0x01)
5234       mov(rbx, rax);
5235       andptr(rbx, -2);
5236       movl(r14, Address(rbx, Klass::layout_helper_offset()));
5237     }
5238 
5239     movptr(r13, Address(r15_thread, in_bytes(JavaThread::tlab_top_offset())));
5240     lea(r14, Address(r13, r14, Address::times_1));
5241     cmpptr(r14, Address(r15_thread, in_bytes(JavaThread::tlab_end_offset())));
5242     jcc(Assembler::above, slow_case);
5243     movptr(Address(r15_thread, in_bytes(JavaThread::tlab_top_offset())), r14);
5244     movptr(Address(r13, oopDesc::mark_offset_in_bytes()), (intptr_t)markWord::always_locked_prototype().value());
5245 
5246     xorl(rax, rax); // use zero reg to clear memory (shorter code)
5247     store_klass_gap(r13, rax);  // zero klass gap for compressed oops
5248 
5249     if (vk == NULL) {
5250       // store_klass corrupts rbx, so save it in rax for later use (interpreter case only).
5251       mov(rax, rbx);
5252     }
5253     store_klass(r13, rbx);  // klass
5254 
5255     // We have our new buffered value, initialize its fields with a
5256     // value class specific handler
5257     if (vk != NULL) {
5258       // FIXME -- do the packing in-line to avoid the runtime call
5259       mov(rax, r13);
5260       call(RuntimeAddress(vk-&gt;pack_handler())); // no need for call info as this will not safepoint.
5261     } else {
5262       movptr(rbx, Address(rax, InstanceKlass::adr_valueklass_fixed_block_offset()));
5263       movptr(rbx, Address(rbx, ValueKlass::pack_handler_offset()));
5264       mov(rax, r13);
5265       call(rbx);
5266     }
5267     jmp(skip);
5268   }
5269 
5270   bind(slow_case);
5271   // We failed to allocate a new value, fall back to a runtime
5272   // call. Some oop field may be live in some registers but we can&#39;t
5273   // tell. That runtime call will take care of preserving them
5274   // across a GC if there&#39;s one.
5275 #endif
5276 
5277   if (from_interpreter) {
5278     super_call_VM_leaf(StubRoutines::store_value_type_fields_to_buf());
5279   } else {
5280     call(RuntimeAddress(StubRoutines::store_value_type_fields_to_buf()));
5281     call_offset = offset();
5282   }
5283 
5284   bind(skip);
5285   return call_offset;
5286 }
5287 
5288 
5289 // Move a value between registers/stack slots and update the reg_state
5290 bool MacroAssembler::move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset) {
5291   if (reg_state[to-&gt;value()] == reg_written) {
5292     return true; // Already written
5293   }
5294   if (from != to &amp;&amp; bt != T_VOID) {
5295     if (reg_state[to-&gt;value()] == reg_readonly) {
5296       return false; // Not yet writable
5297     }
5298     if (from-&gt;is_reg()) {
5299       if (to-&gt;is_reg()) {
5300         if (from-&gt;is_XMMRegister()) {
5301           if (bt == T_DOUBLE) {
5302             movdbl(to-&gt;as_XMMRegister(), from-&gt;as_XMMRegister());
5303           } else {
5304             assert(bt == T_FLOAT, &quot;must be float&quot;);
5305             movflt(to-&gt;as_XMMRegister(), from-&gt;as_XMMRegister());
5306           }
5307         } else {
5308           movq(to-&gt;as_Register(), from-&gt;as_Register());
5309         }
5310       } else {
5311         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5312         assert(st_off != ret_off, &quot;overwriting return address at %d&quot;, st_off);
5313         Address to_addr = Address(rsp, st_off);
5314         if (from-&gt;is_XMMRegister()) {
5315           if (bt == T_DOUBLE) {
5316             movdbl(to_addr, from-&gt;as_XMMRegister());
5317           } else {
5318             assert(bt == T_FLOAT, &quot;must be float&quot;);
5319             movflt(to_addr, from-&gt;as_XMMRegister());
5320           }
5321         } else {
5322           movq(to_addr, from-&gt;as_Register());
5323         }
5324       }
5325     } else {
5326       Address from_addr = Address(rsp, from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset);
5327       if (to-&gt;is_reg()) {
5328         if (to-&gt;is_XMMRegister()) {
5329           if (bt == T_DOUBLE) {
5330             movdbl(to-&gt;as_XMMRegister(), from_addr);
5331           } else {
5332             assert(bt == T_FLOAT, &quot;must be float&quot;);
5333             movflt(to-&gt;as_XMMRegister(), from_addr);
5334           }
5335         } else {
5336           movq(to-&gt;as_Register(), from_addr);
5337         }
5338       } else {
5339         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5340         assert(st_off != ret_off, &quot;overwriting return address at %d&quot;, st_off);
5341         movq(r13, from_addr);
5342         movq(Address(rsp, st_off), r13);
5343       }
5344     }
5345   }
5346   // Update register states
5347   reg_state[from-&gt;value()] = reg_writable;
5348   reg_state[to-&gt;value()] = reg_written;
5349   return true;
5350 }
5351 
5352 // Read all fields from a value type oop and store the values in registers/stack slots
5353 bool MacroAssembler::unpack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to,
5354                                          int&amp; to_index, RegState reg_state[], int ret_off, int extra_stack_offset) {
5355   Register fromReg = from-&gt;is_reg() ? from-&gt;as_Register() : noreg;
5356   assert(sig-&gt;at(sig_index)._bt == T_VOID, &quot;should be at end delimiter&quot;);
5357 
5358   int vt = 1;
5359   bool done = true;
5360   bool mark_done = true;
5361   do {
5362     sig_index--;
5363     BasicType bt = sig-&gt;at(sig_index)._bt;
5364     if (bt == T_VALUETYPE) {
5365       vt--;
5366     } else if (bt == T_VOID &amp;&amp;
5367                sig-&gt;at(sig_index-1)._bt != T_LONG &amp;&amp;
5368                sig-&gt;at(sig_index-1)._bt != T_DOUBLE) {
5369       vt++;
5370     } else if (SigEntry::is_reserved_entry(sig, sig_index)) {
5371       to_index--; // Ignore this
5372     } else {
5373       assert(to_index &gt;= 0, &quot;invalid to_index&quot;);
5374       VMRegPair pair_to = regs_to[to_index--];
5375       VMReg to = pair_to.first();
5376 
5377       if (bt == T_VOID) continue;
5378 
5379       int idx = (int)to-&gt;value();
5380       if (reg_state[idx] == reg_readonly) {
5381          if (idx != from-&gt;value()) {
5382            mark_done = false;
5383          }
5384          done = false;
5385          continue;
5386       } else if (reg_state[idx] == reg_written) {
5387         continue;
5388       } else {
5389         assert(reg_state[idx] == reg_writable, &quot;must be writable&quot;);
5390         reg_state[idx] = reg_written;
5391        }
5392 
5393       if (fromReg == noreg) {
5394         int st_off = from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5395         movq(r10, Address(rsp, st_off));
5396         fromReg = r10;
5397       }
5398 
5399       int off = sig-&gt;at(sig_index)._offset;
5400       assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5401       bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5402 
5403       Address fromAddr = Address(fromReg, off);
5404       bool is_signed = (bt != T_CHAR) &amp;&amp; (bt != T_BOOLEAN);
5405       if (!to-&gt;is_XMMRegister()) {
5406         Register dst = to-&gt;is_stack() ? r13 : to-&gt;as_Register();
5407         if (is_oop) {
5408           load_heap_oop(dst, fromAddr);
5409         } else {
5410           load_sized_value(dst, fromAddr, type2aelembytes(bt), is_signed);
5411         }
5412         if (to-&gt;is_stack()) {
5413           int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5414           assert(st_off != ret_off, &quot;overwriting return address at %d&quot;, st_off);
5415           movq(Address(rsp, st_off), dst);
5416         }
5417       } else {
5418         if (bt == T_DOUBLE) {
5419           movdbl(to-&gt;as_XMMRegister(), fromAddr);
5420         } else {
5421           assert(bt == T_FLOAT, &quot;must be float&quot;);
5422           movflt(to-&gt;as_XMMRegister(), fromAddr);
5423         }
5424       }
5425     }
5426   } while (vt != 0);
5427   if (mark_done &amp;&amp; reg_state[from-&gt;value()] != reg_written) {
5428     // This is okay because no one else will write to that slot
5429     reg_state[from-&gt;value()] = reg_writable;
5430   }
5431   return done;
5432 }
5433 
5434 // Pack fields back into a value type oop
5435 bool MacroAssembler::pack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,
5436                                        VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],
5437                                        int ret_off, int extra_stack_offset) {
5438   assert(sig-&gt;at(sig_index)._bt == T_VALUETYPE, &quot;should be at end delimiter&quot;);
5439   assert(to-&gt;is_valid(), &quot;must be&quot;);
5440 
5441   if (reg_state[to-&gt;value()] == reg_written) {
5442     skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5443     return true; // Already written
5444   }
5445 
5446   Register val_array = rax;
5447   Register val_obj_tmp = r11;
5448   Register from_reg_tmp = r14; // Be careful with r14 because it&#39;s used for spilling
5449   Register tmp1 = r10;
5450   Register tmp2 = r13;
5451   Register tmp3 = rbx;
5452   Register val_obj = to-&gt;is_stack() ? val_obj_tmp : to-&gt;as_Register();
5453 
5454   if (reg_state[to-&gt;value()] == reg_readonly) {
5455     if (!is_reg_in_unpacked_fields(sig, sig_index, to, regs_from, regs_from_count, from_index)) {
5456       skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5457       return false; // Not yet writable
5458     }
5459     val_obj = val_obj_tmp;
5460   }
5461 
5462   int index = arrayOopDesc::base_offset_in_bytes(T_OBJECT) + vtarg_index * type2aelembytes(T_VALUETYPE);
5463   load_heap_oop(val_obj, Address(val_array, index));
5464 
5465   ScalarizedValueArgsStream stream(sig, sig_index, regs_from, regs_from_count, from_index);
5466   VMRegPair from_pair;
5467   BasicType bt;
5468   while (stream.next(from_pair, bt)) {
5469     int off = sig-&gt;at(stream.sig_cc_index())._offset;
5470     assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5471     bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5472     size_t size_in_bytes = is_java_primitive(bt) ? type2aelembytes(bt) : wordSize;
5473 
5474     VMReg from_r1 = from_pair.first();
5475     VMReg from_r2 = from_pair.second();
5476 
5477     // Pack the scalarized field into the value object.
5478     Address dst(val_obj, off);
5479     if (!from_r1-&gt;is_XMMRegister()) {
5480       Register from_reg;
5481       if (from_r1-&gt;is_stack()) {
5482         from_reg = from_reg_tmp;
5483         int ld_off = from_r1-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5484         load_sized_value(from_reg, Address(rsp, ld_off), size_in_bytes, /* is_signed */ false);
5485       } else {
5486         from_reg = from_r1-&gt;as_Register();
5487       }
5488       assert_different_registers(dst.base(), from_reg, tmp1, tmp2, tmp3, val_array);
5489       if (is_oop) {
5490         store_heap_oop(dst, from_reg, tmp1, tmp2, tmp3, IN_HEAP | ACCESS_WRITE | IS_DEST_UNINITIALIZED);
5491       } else {
5492         store_sized_value(dst, from_reg, size_in_bytes);
5493       }
5494     } else {
5495       if (from_r2-&gt;is_valid()) {
5496         movdbl(dst, from_r1-&gt;as_XMMRegister());
5497       } else {
5498         movflt(dst, from_r1-&gt;as_XMMRegister());
5499       }
5500     }
5501     reg_state[from_r1-&gt;value()] = reg_writable;
5502   }
5503   sig_index = stream.sig_cc_index();
5504   from_index = stream.regs_cc_index();
5505 
5506   assert(reg_state[to-&gt;value()] == reg_writable, &quot;must have already been read&quot;);
5507   bool success = move_helper(val_obj-&gt;as_VMReg(), to, T_OBJECT, reg_state, ret_off, extra_stack_offset);
5508   assert(success, &quot;to register must be writeable&quot;);
5509 
5510   return true;
5511 }
5512 
5513 // Unpack all value type arguments passed as oops
5514 void MacroAssembler::unpack_value_args(Compile* C, bool receiver_only) {
5515   int sp_inc = unpack_value_args_common(C, receiver_only);
5516   // Emit code for verified entry and save increment for stack repair on return
5517   verified_entry(C, sp_inc);
5518 }
5519 
5520 void MacroAssembler::shuffle_value_args(bool is_packing, bool receiver_only, int extra_stack_offset,
5521                                         BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,
5522                                         int args_passed, int args_on_stack, VMRegPair* regs,
5523                                         int args_passed_to, int args_on_stack_to, VMRegPair* regs_to, int sp_inc) {
5524   // Check if we need to extend the stack for packing/unpacking
5525   if (sp_inc &gt; 0 &amp;&amp; !is_packing) {
5526     // Save the return address, adjust the stack (make sure it is properly
5527     // 16-byte aligned) and copy the return address to the new top of the stack.
5528     // (Note: C1 does this in C1_MacroAssembler::scalarized_entry).
5529     pop(r13);
5530     subptr(rsp, sp_inc);
5531     push(r13);
5532   }
5533 
5534   int ret_off; // make sure we don&#39;t overwrite the return address
5535   if (is_packing) {
5536     // For C1 code, the VVEP doesn&#39;t have reserved slots, so we store the returned address at
5537     // rsp[0] during shuffling.
5538     ret_off = 0;
5539   } else {
5540     // C2 code ensures that sp_inc is a reserved slot.
5541     ret_off = sp_inc;
5542   }
5543 
5544   shuffle_value_args_common(is_packing, receiver_only, extra_stack_offset,
5545                             sig_bt, sig_cc,
5546                             args_passed, args_on_stack, regs,
5547                             args_passed_to, args_on_stack_to, regs_to,
5548                             sp_inc, ret_off);
5549 }
5550 
5551 VMReg MacroAssembler::spill_reg_for(VMReg reg) {
5552   return reg-&gt;is_XMMRegister() ? xmm8-&gt;as_VMReg() : r14-&gt;as_VMReg();
5553 }
5554 
5555 void MacroAssembler::remove_frame(int initial_framesize, bool needs_stack_repair, int sp_inc_offset) {
5556   assert((initial_framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
5557   if (needs_stack_repair) {
5558     movq(rbp, Address(rsp, initial_framesize));
5559     addq(rsp, Address(rsp, sp_inc_offset));
5560   } else {
5561     if (initial_framesize &gt; 0) {
5562       addq(rsp, initial_framesize);
5563     }
5564     pop(rbp);
5565   }
5566 }
5567 
5568 void MacroAssembler::clear_mem(Register base, Register cnt, Register val, XMMRegister xtmp, bool is_large, bool word_copy_only) {
5569   // cnt - number of qwords (8-byte words).
5570   // base - start address, qword aligned.
5571   // is_large - if optimizers know cnt is larger than InitArrayShortSize
5572   assert(base==rdi, &quot;base register must be edi for rep stos&quot;);
5573   assert(val==rax,   &quot;tmp register must be eax for rep stos&quot;);
5574   assert(cnt==rcx,   &quot;cnt register must be ecx for rep stos&quot;);
5575   assert(InitArrayShortSize % BytesPerLong == 0,
5576     &quot;InitArrayShortSize should be the multiple of BytesPerLong&quot;);
5577 
5578   Label DONE;
5579 
5580   if (!is_large) {
5581     Label LOOP, LONG;
5582     cmpptr(cnt, InitArrayShortSize/BytesPerLong);
5583     jccb(Assembler::greater, LONG);
5584 
5585     NOT_LP64(shlptr(cnt, 1);) // convert to number of 32-bit words for 32-bit VM
5586 
5587     decrement(cnt);
5588     jccb(Assembler::negative, DONE); // Zero length
5589 
5590     // Use individual pointer-sized stores for small counts:
5591     BIND(LOOP);
5592     movptr(Address(base, cnt, Address::times_ptr), val);
5593     decrement(cnt);
5594     jccb(Assembler::greaterEqual, LOOP);
5595     jmpb(DONE);
5596 
5597     BIND(LONG);
5598   }
5599 
5600   // Use longer rep-prefixed ops for non-small counts:
5601   if (UseFastStosb &amp;&amp; !word_copy_only) {
5602     shlptr(cnt, 3); // convert to number of bytes
5603     rep_stosb();
5604   } else if (UseXMMForObjInit) {
5605     xmm_clear_mem(base, cnt, val, xtmp);
5606   } else {
5607     NOT_LP64(shlptr(cnt, 1);) // convert to number of 32-bit words for 32-bit VM
5608     rep_stos();
5609   }
5610 
5611   BIND(DONE);
5612 }
5613 
5614 void MacroAssembler::generate_fill(BasicType t, bool aligned,
5615                                    Register to, Register value, Register count,
5616                                    Register rtmp, XMMRegister xtmp) {
5617   ShortBranchVerifier sbv(this);
5618   assert_different_registers(to, value, count, rtmp);
5619   Label L_exit;
5620   Label L_fill_2_bytes, L_fill_4_bytes;
5621 
5622   int shift = -1;
5623   switch (t) {
5624     case T_BYTE:
5625       shift = 2;
5626       break;
5627     case T_SHORT:
5628       shift = 1;
5629       break;
5630     case T_INT:
5631       shift = 0;
5632       break;
5633     default: ShouldNotReachHere();
5634   }
5635 
5636   if (t == T_BYTE) {
5637     andl(value, 0xff);
5638     movl(rtmp, value);
5639     shll(rtmp, 8);
5640     orl(value, rtmp);
5641   }
5642   if (t == T_SHORT) {
5643     andl(value, 0xffff);
5644   }
5645   if (t == T_BYTE || t == T_SHORT) {
5646     movl(rtmp, value);
5647     shll(rtmp, 16);
5648     orl(value, rtmp);
5649   }
5650 
5651   cmpl(count, 2&lt;&lt;shift); // Short arrays (&lt; 8 bytes) fill by element
5652   jcc(Assembler::below, L_fill_4_bytes); // use unsigned cmp
5653   if (!UseUnalignedLoadStores &amp;&amp; !aligned &amp;&amp; (t == T_BYTE || t == T_SHORT)) {
5654     Label L_skip_align2;
5655     // align source address at 4 bytes address boundary
5656     if (t == T_BYTE) {
5657       Label L_skip_align1;
5658       // One byte misalignment happens only for byte arrays
5659       testptr(to, 1);
5660       jccb(Assembler::zero, L_skip_align1);
5661       movb(Address(to, 0), value);
5662       increment(to);
5663       decrement(count);
5664       BIND(L_skip_align1);
5665     }
5666     // Two bytes misalignment happens only for byte and short (char) arrays
5667     testptr(to, 2);
5668     jccb(Assembler::zero, L_skip_align2);
5669     movw(Address(to, 0), value);
5670     addptr(to, 2);
5671     subl(count, 1&lt;&lt;(shift-1));
5672     BIND(L_skip_align2);
5673   }
5674   if (UseSSE &lt; 2) {
5675     Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes;
5676     // Fill 32-byte chunks
5677     subl(count, 8 &lt;&lt; shift);
5678     jcc(Assembler::less, L_check_fill_8_bytes);
5679     align(16);
5680 
5681     BIND(L_fill_32_bytes_loop);
5682 
5683     for (int i = 0; i &lt; 32; i += 4) {
5684       movl(Address(to, i), value);
5685     }
5686 
5687     addptr(to, 32);
5688     subl(count, 8 &lt;&lt; shift);
5689     jcc(Assembler::greaterEqual, L_fill_32_bytes_loop);
5690     BIND(L_check_fill_8_bytes);
5691     addl(count, 8 &lt;&lt; shift);
5692     jccb(Assembler::zero, L_exit);
5693     jmpb(L_fill_8_bytes);
5694 
5695     //
5696     // length is too short, just fill qwords
5697     //
5698     BIND(L_fill_8_bytes_loop);
5699     movl(Address(to, 0), value);
5700     movl(Address(to, 4), value);
5701     addptr(to, 8);
5702     BIND(L_fill_8_bytes);
5703     subl(count, 1 &lt;&lt; (shift + 1));
5704     jcc(Assembler::greaterEqual, L_fill_8_bytes_loop);
5705     // fall through to fill 4 bytes
5706   } else {
5707     Label L_fill_32_bytes;
5708     if (!UseUnalignedLoadStores) {
5709       // align to 8 bytes, we know we are 4 byte aligned to start
5710       testptr(to, 4);
5711       jccb(Assembler::zero, L_fill_32_bytes);
5712       movl(Address(to, 0), value);
5713       addptr(to, 4);
5714       subl(count, 1&lt;&lt;shift);
5715     }
5716     BIND(L_fill_32_bytes);
5717     {
5718       assert( UseSSE &gt;= 2, &quot;supported cpu only&quot; );
5719       Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes;
5720       movdl(xtmp, value);
5721       if (UseAVX &gt;= 2 &amp;&amp; UseUnalignedLoadStores) {
5722         Label L_check_fill_32_bytes;
5723         if (UseAVX &gt; 2) {
5724           // Fill 64-byte chunks
5725           Label L_fill_64_bytes_loop_avx3, L_check_fill_64_bytes_avx2;
5726 
5727           // If number of bytes to fill &lt; AVX3Threshold, perform fill using AVX2
5728           cmpl(count, AVX3Threshold);
5729           jccb(Assembler::below, L_check_fill_64_bytes_avx2);
5730 
5731           vpbroadcastd(xtmp, xtmp, Assembler::AVX_512bit);
5732 
5733           subl(count, 16 &lt;&lt; shift);
5734           jccb(Assembler::less, L_check_fill_32_bytes);
5735           align(16);
5736 
5737           BIND(L_fill_64_bytes_loop_avx3);
5738           evmovdqul(Address(to, 0), xtmp, Assembler::AVX_512bit);
5739           addptr(to, 64);
5740           subl(count, 16 &lt;&lt; shift);
5741           jcc(Assembler::greaterEqual, L_fill_64_bytes_loop_avx3);
5742           jmpb(L_check_fill_32_bytes);
5743 
5744           BIND(L_check_fill_64_bytes_avx2);
5745         }
5746         // Fill 64-byte chunks
5747         Label L_fill_64_bytes_loop;
5748         vpbroadcastd(xtmp, xtmp, Assembler::AVX_256bit);
5749 
5750         subl(count, 16 &lt;&lt; shift);
5751         jcc(Assembler::less, L_check_fill_32_bytes);
5752         align(16);
5753 
5754         BIND(L_fill_64_bytes_loop);
5755         vmovdqu(Address(to, 0), xtmp);
5756         vmovdqu(Address(to, 32), xtmp);
5757         addptr(to, 64);
5758         subl(count, 16 &lt;&lt; shift);
5759         jcc(Assembler::greaterEqual, L_fill_64_bytes_loop);
5760 
5761         BIND(L_check_fill_32_bytes);
5762         addl(count, 8 &lt;&lt; shift);
5763         jccb(Assembler::less, L_check_fill_8_bytes);
5764         vmovdqu(Address(to, 0), xtmp);
5765         addptr(to, 32);
5766         subl(count, 8 &lt;&lt; shift);
5767 
5768         BIND(L_check_fill_8_bytes);
5769         // clean upper bits of YMM registers
5770         movdl(xtmp, value);
5771         pshufd(xtmp, xtmp, 0);
5772       } else {
5773         // Fill 32-byte chunks
5774         pshufd(xtmp, xtmp, 0);
5775 
5776         subl(count, 8 &lt;&lt; shift);
5777         jcc(Assembler::less, L_check_fill_8_bytes);
5778         align(16);
5779 
5780         BIND(L_fill_32_bytes_loop);
5781 
5782         if (UseUnalignedLoadStores) {
5783           movdqu(Address(to, 0), xtmp);
5784           movdqu(Address(to, 16), xtmp);
5785         } else {
5786           movq(Address(to, 0), xtmp);
5787           movq(Address(to, 8), xtmp);
5788           movq(Address(to, 16), xtmp);
5789           movq(Address(to, 24), xtmp);
5790         }
5791 
5792         addptr(to, 32);
5793         subl(count, 8 &lt;&lt; shift);
5794         jcc(Assembler::greaterEqual, L_fill_32_bytes_loop);
5795 
5796         BIND(L_check_fill_8_bytes);
5797       }
5798       addl(count, 8 &lt;&lt; shift);
5799       jccb(Assembler::zero, L_exit);
5800       jmpb(L_fill_8_bytes);
5801 
5802       //
5803       // length is too short, just fill qwords
5804       //
5805       BIND(L_fill_8_bytes_loop);
5806       movq(Address(to, 0), xtmp);
5807       addptr(to, 8);
5808       BIND(L_fill_8_bytes);
5809       subl(count, 1 &lt;&lt; (shift + 1));
5810       jcc(Assembler::greaterEqual, L_fill_8_bytes_loop);
5811     }
5812   }
5813   // fill trailing 4 bytes
5814   BIND(L_fill_4_bytes);
5815   testl(count, 1&lt;&lt;shift);
5816   jccb(Assembler::zero, L_fill_2_bytes);
5817   movl(Address(to, 0), value);
5818   if (t == T_BYTE || t == T_SHORT) {
5819     Label L_fill_byte;
5820     addptr(to, 4);
5821     BIND(L_fill_2_bytes);
5822     // fill trailing 2 bytes
5823     testl(count, 1&lt;&lt;(shift-1));
5824     jccb(Assembler::zero, L_fill_byte);
5825     movw(Address(to, 0), value);
5826     if (t == T_BYTE) {
5827       addptr(to, 2);
5828       BIND(L_fill_byte);
5829       // fill trailing byte
5830       testl(count, 1);
5831       jccb(Assembler::zero, L_exit);
5832       movb(Address(to, 0), value);
5833     } else {
5834       BIND(L_fill_byte);
5835     }
5836   } else {
5837     BIND(L_fill_2_bytes);
5838   }
5839   BIND(L_exit);
5840 }
5841 
5842 // encode char[] to byte[] in ISO_8859_1
5843    //@HotSpotIntrinsicCandidate
5844    //private static int implEncodeISOArray(byte[] sa, int sp,
5845    //byte[] da, int dp, int len) {
5846    //  int i = 0;
5847    //  for (; i &lt; len; i++) {
5848    //    char c = StringUTF16.getChar(sa, sp++);
5849    //    if (c &gt; &#39;\u00FF&#39;)
5850    //      break;
5851    //    da[dp++] = (byte)c;
5852    //  }
5853    //  return i;
5854    //}
5855 void MacroAssembler::encode_iso_array(Register src, Register dst, Register len,
5856   XMMRegister tmp1Reg, XMMRegister tmp2Reg,
5857   XMMRegister tmp3Reg, XMMRegister tmp4Reg,
5858   Register tmp5, Register result) {
5859 
5860   // rsi: src
5861   // rdi: dst
5862   // rdx: len
5863   // rcx: tmp5
5864   // rax: result
5865   ShortBranchVerifier sbv(this);
5866   assert_different_registers(src, dst, len, tmp5, result);
5867   Label L_done, L_copy_1_char, L_copy_1_char_exit;
5868 
5869   // set result
5870   xorl(result, result);
5871   // check for zero length
5872   testl(len, len);
5873   jcc(Assembler::zero, L_done);
5874 
5875   movl(result, len);
5876 
5877   // Setup pointers
5878   lea(src, Address(src, len, Address::times_2)); // char[]
5879   lea(dst, Address(dst, len, Address::times_1)); // byte[]
5880   negptr(len);
5881 
5882   if (UseSSE42Intrinsics || UseAVX &gt;= 2) {
5883     Label L_copy_8_chars, L_copy_8_chars_exit;
5884     Label L_chars_16_check, L_copy_16_chars, L_copy_16_chars_exit;
5885 
5886     if (UseAVX &gt;= 2) {
5887       Label L_chars_32_check, L_copy_32_chars, L_copy_32_chars_exit;
5888       movl(tmp5, 0xff00ff00);   // create mask to test for Unicode chars in vector
5889       movdl(tmp1Reg, tmp5);
5890       vpbroadcastd(tmp1Reg, tmp1Reg, Assembler::AVX_256bit);
5891       jmp(L_chars_32_check);
5892 
5893       bind(L_copy_32_chars);
5894       vmovdqu(tmp3Reg, Address(src, len, Address::times_2, -64));
5895       vmovdqu(tmp4Reg, Address(src, len, Address::times_2, -32));
5896       vpor(tmp2Reg, tmp3Reg, tmp4Reg, /* vector_len */ 1);
5897       vptest(tmp2Reg, tmp1Reg);       // check for Unicode chars in  vector
5898       jccb(Assembler::notZero, L_copy_32_chars_exit);
5899       vpackuswb(tmp3Reg, tmp3Reg, tmp4Reg, /* vector_len */ 1);
5900       vpermq(tmp4Reg, tmp3Reg, 0xD8, /* vector_len */ 1);
5901       vmovdqu(Address(dst, len, Address::times_1, -32), tmp4Reg);
5902 
5903       bind(L_chars_32_check);
5904       addptr(len, 32);
5905       jcc(Assembler::lessEqual, L_copy_32_chars);
5906 
5907       bind(L_copy_32_chars_exit);
5908       subptr(len, 16);
5909       jccb(Assembler::greater, L_copy_16_chars_exit);
5910 
5911     } else if (UseSSE42Intrinsics) {
5912       movl(tmp5, 0xff00ff00);   // create mask to test for Unicode chars in vector
5913       movdl(tmp1Reg, tmp5);
5914       pshufd(tmp1Reg, tmp1Reg, 0);
5915       jmpb(L_chars_16_check);
5916     }
5917 
5918     bind(L_copy_16_chars);
5919     if (UseAVX &gt;= 2) {
5920       vmovdqu(tmp2Reg, Address(src, len, Address::times_2, -32));
5921       vptest(tmp2Reg, tmp1Reg);
5922       jcc(Assembler::notZero, L_copy_16_chars_exit);
5923       vpackuswb(tmp2Reg, tmp2Reg, tmp1Reg, /* vector_len */ 1);
5924       vpermq(tmp3Reg, tmp2Reg, 0xD8, /* vector_len */ 1);
5925     } else {
5926       if (UseAVX &gt; 0) {
5927         movdqu(tmp3Reg, Address(src, len, Address::times_2, -32));
5928         movdqu(tmp4Reg, Address(src, len, Address::times_2, -16));
5929         vpor(tmp2Reg, tmp3Reg, tmp4Reg, /* vector_len */ 0);
5930       } else {
5931         movdqu(tmp3Reg, Address(src, len, Address::times_2, -32));
5932         por(tmp2Reg, tmp3Reg);
5933         movdqu(tmp4Reg, Address(src, len, Address::times_2, -16));
5934         por(tmp2Reg, tmp4Reg);
5935       }
5936       ptest(tmp2Reg, tmp1Reg);       // check for Unicode chars in  vector
5937       jccb(Assembler::notZero, L_copy_16_chars_exit);
5938       packuswb(tmp3Reg, tmp4Reg);
5939     }
5940     movdqu(Address(dst, len, Address::times_1, -16), tmp3Reg);
5941 
5942     bind(L_chars_16_check);
5943     addptr(len, 16);
5944     jcc(Assembler::lessEqual, L_copy_16_chars);
5945 
5946     bind(L_copy_16_chars_exit);
5947     if (UseAVX &gt;= 2) {
5948       // clean upper bits of YMM registers
5949       vpxor(tmp2Reg, tmp2Reg);
5950       vpxor(tmp3Reg, tmp3Reg);
5951       vpxor(tmp4Reg, tmp4Reg);
5952       movdl(tmp1Reg, tmp5);
5953       pshufd(tmp1Reg, tmp1Reg, 0);
5954     }
5955     subptr(len, 8);
5956     jccb(Assembler::greater, L_copy_8_chars_exit);
5957 
5958     bind(L_copy_8_chars);
5959     movdqu(tmp3Reg, Address(src, len, Address::times_2, -16));
5960     ptest(tmp3Reg, tmp1Reg);
5961     jccb(Assembler::notZero, L_copy_8_chars_exit);
5962     packuswb(tmp3Reg, tmp1Reg);
5963     movq(Address(dst, len, Address::times_1, -8), tmp3Reg);
5964     addptr(len, 8);
5965     jccb(Assembler::lessEqual, L_copy_8_chars);
5966 
5967     bind(L_copy_8_chars_exit);
5968     subptr(len, 8);
5969     jccb(Assembler::zero, L_done);
5970   }
5971 
5972   bind(L_copy_1_char);
5973   load_unsigned_short(tmp5, Address(src, len, Address::times_2, 0));
5974   testl(tmp5, 0xff00);      // check if Unicode char
5975   jccb(Assembler::notZero, L_copy_1_char_exit);
5976   movb(Address(dst, len, Address::times_1, 0), tmp5);
5977   addptr(len, 1);
5978   jccb(Assembler::less, L_copy_1_char);
5979 
5980   bind(L_copy_1_char_exit);
5981   addptr(result, len); // len is negative count of not processed elements
5982 
5983   bind(L_done);
5984 }
5985 
5986 #ifdef _LP64
5987 /**
5988  * Helper for multiply_to_len().
5989  */
5990 void MacroAssembler::add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2) {
5991   addq(dest_lo, src1);
5992   adcq(dest_hi, 0);
5993   addq(dest_lo, src2);
5994   adcq(dest_hi, 0);
5995 }
5996 
5997 /**
5998  * Multiply 64 bit by 64 bit first loop.
5999  */
6000 void MacroAssembler::multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
6001                                            Register y, Register y_idx, Register z,
6002                                            Register carry, Register product,
6003                                            Register idx, Register kdx) {
6004   //
6005   //  jlong carry, x[], y[], z[];
6006   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
6007   //    huge_128 product = y[idx] * x[xstart] + carry;
6008   //    z[kdx] = (jlong)product;
6009   //    carry  = (jlong)(product &gt;&gt;&gt; 64);
6010   //  }
6011   //  z[xstart] = carry;
6012   //
6013 
6014   Label L_first_loop, L_first_loop_exit;
6015   Label L_one_x, L_one_y, L_multiply;
6016 
6017   decrementl(xstart);
6018   jcc(Assembler::negative, L_one_x);
6019 
6020   movq(x_xstart, Address(x, xstart, Address::times_4,  0));
6021   rorq(x_xstart, 32); // convert big-endian to little-endian
6022 
6023   bind(L_first_loop);
6024   decrementl(idx);
6025   jcc(Assembler::negative, L_first_loop_exit);
6026   decrementl(idx);
6027   jcc(Assembler::negative, L_one_y);
6028   movq(y_idx, Address(y, idx, Address::times_4,  0));
6029   rorq(y_idx, 32); // convert big-endian to little-endian
6030   bind(L_multiply);
6031   movq(product, x_xstart);
6032   mulq(y_idx); // product(rax) * y_idx -&gt; rdx:rax
6033   addq(product, carry);
6034   adcq(rdx, 0);
6035   subl(kdx, 2);
6036   movl(Address(z, kdx, Address::times_4,  4), product);
6037   shrq(product, 32);
6038   movl(Address(z, kdx, Address::times_4,  0), product);
6039   movq(carry, rdx);
6040   jmp(L_first_loop);
6041 
6042   bind(L_one_y);
6043   movl(y_idx, Address(y,  0));
6044   jmp(L_multiply);
6045 
6046   bind(L_one_x);
6047   movl(x_xstart, Address(x,  0));
6048   jmp(L_first_loop);
6049 
6050   bind(L_first_loop_exit);
6051 }
6052 
6053 /**
6054  * Multiply 64 bit by 64 bit and add 128 bit.
6055  */
6056 void MacroAssembler::multiply_add_128_x_128(Register x_xstart, Register y, Register z,
6057                                             Register yz_idx, Register idx,
6058                                             Register carry, Register product, int offset) {
6059   //     huge_128 product = (y[idx] * x_xstart) + z[kdx] + carry;
6060   //     z[kdx] = (jlong)product;
6061 
6062   movq(yz_idx, Address(y, idx, Address::times_4,  offset));
6063   rorq(yz_idx, 32); // convert big-endian to little-endian
6064   movq(product, x_xstart);
6065   mulq(yz_idx);     // product(rax) * yz_idx -&gt; rdx:product(rax)
6066   movq(yz_idx, Address(z, idx, Address::times_4,  offset));
6067   rorq(yz_idx, 32); // convert big-endian to little-endian
6068 
6069   add2_with_carry(rdx, product, carry, yz_idx);
6070 
6071   movl(Address(z, idx, Address::times_4,  offset+4), product);
6072   shrq(product, 32);
6073   movl(Address(z, idx, Address::times_4,  offset), product);
6074 
6075 }
6076 
6077 /**
6078  * Multiply 128 bit by 128 bit. Unrolled inner loop.
6079  */
6080 void MacroAssembler::multiply_128_x_128_loop(Register x_xstart, Register y, Register z,
6081                                              Register yz_idx, Register idx, Register jdx,
6082                                              Register carry, Register product,
6083                                              Register carry2) {
6084   //   jlong carry, x[], y[], z[];
6085   //   int kdx = ystart+1;
6086   //   for (int idx=ystart-2; idx &gt;= 0; idx -= 2) { // Third loop
6087   //     huge_128 product = (y[idx+1] * x_xstart) + z[kdx+idx+1] + carry;
6088   //     z[kdx+idx+1] = (jlong)product;
6089   //     jlong carry2  = (jlong)(product &gt;&gt;&gt; 64);
6090   //     product = (y[idx] * x_xstart) + z[kdx+idx] + carry2;
6091   //     z[kdx+idx] = (jlong)product;
6092   //     carry  = (jlong)(product &gt;&gt;&gt; 64);
6093   //   }
6094   //   idx += 2;
6095   //   if (idx &gt; 0) {
6096   //     product = (y[idx] * x_xstart) + z[kdx+idx] + carry;
6097   //     z[kdx+idx] = (jlong)product;
6098   //     carry  = (jlong)(product &gt;&gt;&gt; 64);
6099   //   }
6100   //
6101 
6102   Label L_third_loop, L_third_loop_exit, L_post_third_loop_done;
6103 
6104   movl(jdx, idx);
6105   andl(jdx, 0xFFFFFFFC);
6106   shrl(jdx, 2);
6107 
6108   bind(L_third_loop);
6109   subl(jdx, 1);
6110   jcc(Assembler::negative, L_third_loop_exit);
6111   subl(idx, 4);
6112 
6113   multiply_add_128_x_128(x_xstart, y, z, yz_idx, idx, carry, product, 8);
6114   movq(carry2, rdx);
6115 
6116   multiply_add_128_x_128(x_xstart, y, z, yz_idx, idx, carry2, product, 0);
6117   movq(carry, rdx);
6118   jmp(L_third_loop);
6119 
6120   bind (L_third_loop_exit);
6121 
6122   andl (idx, 0x3);
6123   jcc(Assembler::zero, L_post_third_loop_done);
6124 
6125   Label L_check_1;
6126   subl(idx, 2);
6127   jcc(Assembler::negative, L_check_1);
6128 
6129   multiply_add_128_x_128(x_xstart, y, z, yz_idx, idx, carry, product, 0);
6130   movq(carry, rdx);
6131 
6132   bind (L_check_1);
6133   addl (idx, 0x2);
6134   andl (idx, 0x1);
6135   subl(idx, 1);
6136   jcc(Assembler::negative, L_post_third_loop_done);
6137 
6138   movl(yz_idx, Address(y, idx, Address::times_4,  0));
6139   movq(product, x_xstart);
6140   mulq(yz_idx); // product(rax) * yz_idx -&gt; rdx:product(rax)
6141   movl(yz_idx, Address(z, idx, Address::times_4,  0));
6142 
6143   add2_with_carry(rdx, product, yz_idx, carry);
6144 
6145   movl(Address(z, idx, Address::times_4,  0), product);
6146   shrq(product, 32);
6147 
6148   shlq(rdx, 32);
6149   orq(product, rdx);
6150   movq(carry, product);
6151 
6152   bind(L_post_third_loop_done);
6153 }
6154 
6155 /**
6156  * Multiply 128 bit by 128 bit using BMI2. Unrolled inner loop.
6157  *
6158  */
6159 void MacroAssembler::multiply_128_x_128_bmi2_loop(Register y, Register z,
6160                                                   Register carry, Register carry2,
6161                                                   Register idx, Register jdx,
6162                                                   Register yz_idx1, Register yz_idx2,
6163                                                   Register tmp, Register tmp3, Register tmp4) {
6164   assert(UseBMI2Instructions, &quot;should be used only when BMI2 is available&quot;);
6165 
6166   //   jlong carry, x[], y[], z[];
6167   //   int kdx = ystart+1;
6168   //   for (int idx=ystart-2; idx &gt;= 0; idx -= 2) { // Third loop
6169   //     huge_128 tmp3 = (y[idx+1] * rdx) + z[kdx+idx+1] + carry;
6170   //     jlong carry2  = (jlong)(tmp3 &gt;&gt;&gt; 64);
6171   //     huge_128 tmp4 = (y[idx]   * rdx) + z[kdx+idx] + carry2;
6172   //     carry  = (jlong)(tmp4 &gt;&gt;&gt; 64);
6173   //     z[kdx+idx+1] = (jlong)tmp3;
6174   //     z[kdx+idx] = (jlong)tmp4;
6175   //   }
6176   //   idx += 2;
6177   //   if (idx &gt; 0) {
6178   //     yz_idx1 = (y[idx] * rdx) + z[kdx+idx] + carry;
6179   //     z[kdx+idx] = (jlong)yz_idx1;
6180   //     carry  = (jlong)(yz_idx1 &gt;&gt;&gt; 64);
6181   //   }
6182   //
6183 
6184   Label L_third_loop, L_third_loop_exit, L_post_third_loop_done;
6185 
6186   movl(jdx, idx);
6187   andl(jdx, 0xFFFFFFFC);
6188   shrl(jdx, 2);
6189 
6190   bind(L_third_loop);
6191   subl(jdx, 1);
6192   jcc(Assembler::negative, L_third_loop_exit);
6193   subl(idx, 4);
6194 
6195   movq(yz_idx1,  Address(y, idx, Address::times_4,  8));
6196   rorxq(yz_idx1, yz_idx1, 32); // convert big-endian to little-endian
6197   movq(yz_idx2, Address(y, idx, Address::times_4,  0));
6198   rorxq(yz_idx2, yz_idx2, 32);
6199 
6200   mulxq(tmp4, tmp3, yz_idx1);  //  yz_idx1 * rdx -&gt; tmp4:tmp3
6201   mulxq(carry2, tmp, yz_idx2); //  yz_idx2 * rdx -&gt; carry2:tmp
6202 
6203   movq(yz_idx1,  Address(z, idx, Address::times_4,  8));
6204   rorxq(yz_idx1, yz_idx1, 32);
6205   movq(yz_idx2, Address(z, idx, Address::times_4,  0));
6206   rorxq(yz_idx2, yz_idx2, 32);
6207 
6208   if (VM_Version::supports_adx()) {
6209     adcxq(tmp3, carry);
6210     adoxq(tmp3, yz_idx1);
6211 
6212     adcxq(tmp4, tmp);
6213     adoxq(tmp4, yz_idx2);
6214 
6215     movl(carry, 0); // does not affect flags
6216     adcxq(carry2, carry);
6217     adoxq(carry2, carry);
6218   } else {
6219     add2_with_carry(tmp4, tmp3, carry, yz_idx1);
6220     add2_with_carry(carry2, tmp4, tmp, yz_idx2);
6221   }
6222   movq(carry, carry2);
6223 
6224   movl(Address(z, idx, Address::times_4, 12), tmp3);
6225   shrq(tmp3, 32);
6226   movl(Address(z, idx, Address::times_4,  8), tmp3);
6227 
6228   movl(Address(z, idx, Address::times_4,  4), tmp4);
6229   shrq(tmp4, 32);
6230   movl(Address(z, idx, Address::times_4,  0), tmp4);
6231 
6232   jmp(L_third_loop);
6233 
6234   bind (L_third_loop_exit);
6235 
6236   andl (idx, 0x3);
6237   jcc(Assembler::zero, L_post_third_loop_done);
6238 
6239   Label L_check_1;
6240   subl(idx, 2);
6241   jcc(Assembler::negative, L_check_1);
6242 
6243   movq(yz_idx1, Address(y, idx, Address::times_4,  0));
6244   rorxq(yz_idx1, yz_idx1, 32);
6245   mulxq(tmp4, tmp3, yz_idx1); //  yz_idx1 * rdx -&gt; tmp4:tmp3
6246   movq(yz_idx2, Address(z, idx, Address::times_4,  0));
6247   rorxq(yz_idx2, yz_idx2, 32);
6248 
6249   add2_with_carry(tmp4, tmp3, carry, yz_idx2);
6250 
6251   movl(Address(z, idx, Address::times_4,  4), tmp3);
6252   shrq(tmp3, 32);
6253   movl(Address(z, idx, Address::times_4,  0), tmp3);
6254   movq(carry, tmp4);
6255 
6256   bind (L_check_1);
6257   addl (idx, 0x2);
6258   andl (idx, 0x1);
6259   subl(idx, 1);
6260   jcc(Assembler::negative, L_post_third_loop_done);
6261   movl(tmp4, Address(y, idx, Address::times_4,  0));
6262   mulxq(carry2, tmp3, tmp4);  //  tmp4 * rdx -&gt; carry2:tmp3
6263   movl(tmp4, Address(z, idx, Address::times_4,  0));
6264 
6265   add2_with_carry(carry2, tmp3, tmp4, carry);
6266 
6267   movl(Address(z, idx, Address::times_4,  0), tmp3);
6268   shrq(tmp3, 32);
6269 
6270   shlq(carry2, 32);
6271   orq(tmp3, carry2);
6272   movq(carry, tmp3);
6273 
6274   bind(L_post_third_loop_done);
6275 }
6276 
6277 /**
6278  * Code for BigInteger::multiplyToLen() instrinsic.
6279  *
6280  * rdi: x
6281  * rax: xlen
6282  * rsi: y
6283  * rcx: ylen
6284  * r8:  z
6285  * r11: zlen
6286  * r12: tmp1
6287  * r13: tmp2
6288  * r14: tmp3
6289  * r15: tmp4
6290  * rbx: tmp5
6291  *
6292  */
6293 void MacroAssembler::multiply_to_len(Register x, Register xlen, Register y, Register ylen, Register z, Register zlen,
6294                                      Register tmp1, Register tmp2, Register tmp3, Register tmp4, Register tmp5) {
6295   ShortBranchVerifier sbv(this);
6296   assert_different_registers(x, xlen, y, ylen, z, zlen, tmp1, tmp2, tmp3, tmp4, tmp5, rdx);
6297 
6298   push(tmp1);
6299   push(tmp2);
6300   push(tmp3);
6301   push(tmp4);
6302   push(tmp5);
6303 
6304   push(xlen);
6305   push(zlen);
6306 
6307   const Register idx = tmp1;
6308   const Register kdx = tmp2;
6309   const Register xstart = tmp3;
6310 
6311   const Register y_idx = tmp4;
6312   const Register carry = tmp5;
6313   const Register product  = xlen;
6314   const Register x_xstart = zlen;  // reuse register
6315 
6316   // First Loop.
6317   //
6318   //  final static long LONG_MASK = 0xffffffffL;
6319   //  int xstart = xlen - 1;
6320   //  int ystart = ylen - 1;
6321   //  long carry = 0;
6322   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
6323   //    long product = (y[idx] &amp; LONG_MASK) * (x[xstart] &amp; LONG_MASK) + carry;
6324   //    z[kdx] = (int)product;
6325   //    carry = product &gt;&gt;&gt; 32;
6326   //  }
6327   //  z[xstart] = (int)carry;
6328   //
6329 
6330   movl(idx, ylen);      // idx = ylen;
6331   movl(kdx, zlen);      // kdx = xlen+ylen;
6332   xorq(carry, carry);   // carry = 0;
6333 
6334   Label L_done;
6335 
6336   movl(xstart, xlen);
6337   decrementl(xstart);
6338   jcc(Assembler::negative, L_done);
6339 
6340   multiply_64_x_64_loop(x, xstart, x_xstart, y, y_idx, z, carry, product, idx, kdx);
6341 
6342   Label L_second_loop;
6343   testl(kdx, kdx);
6344   jcc(Assembler::zero, L_second_loop);
6345 
6346   Label L_carry;
6347   subl(kdx, 1);
6348   jcc(Assembler::zero, L_carry);
6349 
6350   movl(Address(z, kdx, Address::times_4,  0), carry);
6351   shrq(carry, 32);
6352   subl(kdx, 1);
6353 
6354   bind(L_carry);
6355   movl(Address(z, kdx, Address::times_4,  0), carry);
6356 
6357   // Second and third (nested) loops.
6358   //
6359   // for (int i = xstart-1; i &gt;= 0; i--) { // Second loop
6360   //   carry = 0;
6361   //   for (int jdx=ystart, k=ystart+1+i; jdx &gt;= 0; jdx--, k--) { // Third loop
6362   //     long product = (y[jdx] &amp; LONG_MASK) * (x[i] &amp; LONG_MASK) +
6363   //                    (z[k] &amp; LONG_MASK) + carry;
6364   //     z[k] = (int)product;
6365   //     carry = product &gt;&gt;&gt; 32;
6366   //   }
6367   //   z[i] = (int)carry;
6368   // }
6369   //
6370   // i = xlen, j = tmp1, k = tmp2, carry = tmp5, x[i] = rdx
6371 
6372   const Register jdx = tmp1;
6373 
6374   bind(L_second_loop);
6375   xorl(carry, carry);    // carry = 0;
6376   movl(jdx, ylen);       // j = ystart+1
6377 
6378   subl(xstart, 1);       // i = xstart-1;
6379   jcc(Assembler::negative, L_done);
6380 
6381   push (z);
6382 
6383   Label L_last_x;
6384   lea(z, Address(z, xstart, Address::times_4, 4)); // z = z + k - j
6385   subl(xstart, 1);       // i = xstart-1;
6386   jcc(Assembler::negative, L_last_x);
6387 
6388   if (UseBMI2Instructions) {
6389     movq(rdx,  Address(x, xstart, Address::times_4,  0));
6390     rorxq(rdx, rdx, 32); // convert big-endian to little-endian
6391   } else {
6392     movq(x_xstart, Address(x, xstart, Address::times_4,  0));
6393     rorq(x_xstart, 32);  // convert big-endian to little-endian
6394   }
6395 
6396   Label L_third_loop_prologue;
6397   bind(L_third_loop_prologue);
6398 
6399   push (x);
6400   push (xstart);
6401   push (ylen);
6402 
6403 
6404   if (UseBMI2Instructions) {
6405     multiply_128_x_128_bmi2_loop(y, z, carry, x, jdx, ylen, product, tmp2, x_xstart, tmp3, tmp4);
6406   } else { // !UseBMI2Instructions
6407     multiply_128_x_128_loop(x_xstart, y, z, y_idx, jdx, ylen, carry, product, x);
6408   }
6409 
6410   pop(ylen);
6411   pop(xlen);
6412   pop(x);
6413   pop(z);
6414 
6415   movl(tmp3, xlen);
6416   addl(tmp3, 1);
6417   movl(Address(z, tmp3, Address::times_4,  0), carry);
6418   subl(tmp3, 1);
6419   jccb(Assembler::negative, L_done);
6420 
6421   shrq(carry, 32);
6422   movl(Address(z, tmp3, Address::times_4,  0), carry);
6423   jmp(L_second_loop);
6424 
6425   // Next infrequent code is moved outside loops.
6426   bind(L_last_x);
6427   if (UseBMI2Instructions) {
6428     movl(rdx, Address(x,  0));
6429   } else {
6430     movl(x_xstart, Address(x,  0));
6431   }
6432   jmp(L_third_loop_prologue);
6433 
6434   bind(L_done);
6435 
6436   pop(zlen);
6437   pop(xlen);
6438 
6439   pop(tmp5);
6440   pop(tmp4);
6441   pop(tmp3);
6442   pop(tmp2);
6443   pop(tmp1);
6444 }
6445 
6446 void MacroAssembler::vectorized_mismatch(Register obja, Register objb, Register length, Register log2_array_indxscale,
6447   Register result, Register tmp1, Register tmp2, XMMRegister rymm0, XMMRegister rymm1, XMMRegister rymm2){
6448   assert(UseSSE42Intrinsics, &quot;SSE4.2 must be enabled.&quot;);
6449   Label VECTOR16_LOOP, VECTOR8_LOOP, VECTOR4_LOOP;
6450   Label VECTOR8_TAIL, VECTOR4_TAIL;
6451   Label VECTOR32_NOT_EQUAL, VECTOR16_NOT_EQUAL, VECTOR8_NOT_EQUAL, VECTOR4_NOT_EQUAL;
6452   Label SAME_TILL_END, DONE;
6453   Label BYTES_LOOP, BYTES_TAIL, BYTES_NOT_EQUAL;
6454 
6455   //scale is in rcx in both Win64 and Unix
6456   ShortBranchVerifier sbv(this);
6457 
6458   shlq(length);
6459   xorq(result, result);
6460 
6461   if ((AVX3Threshold == 0) &amp;&amp; (UseAVX &gt; 2) &amp;&amp;
6462       VM_Version::supports_avx512vlbw()) {
6463     Label VECTOR64_LOOP, VECTOR64_NOT_EQUAL, VECTOR32_TAIL;
6464 
6465     cmpq(length, 64);
6466     jcc(Assembler::less, VECTOR32_TAIL);
6467 
6468     movq(tmp1, length);
6469     andq(tmp1, 0x3F);      // tail count
6470     andq(length, ~(0x3F)); //vector count
6471 
6472     bind(VECTOR64_LOOP);
6473     // AVX512 code to compare 64 byte vectors.
6474     evmovdqub(rymm0, Address(obja, result), Assembler::AVX_512bit);
6475     evpcmpeqb(k7, rymm0, Address(objb, result), Assembler::AVX_512bit);
6476     kortestql(k7, k7);
6477     jcc(Assembler::aboveEqual, VECTOR64_NOT_EQUAL);     // mismatch
6478     addq(result, 64);
6479     subq(length, 64);
6480     jccb(Assembler::notZero, VECTOR64_LOOP);
6481 
6482     //bind(VECTOR64_TAIL);
6483     testq(tmp1, tmp1);
6484     jcc(Assembler::zero, SAME_TILL_END);
6485 
6486     //bind(VECTOR64_TAIL);
6487     // AVX512 code to compare upto 63 byte vectors.
6488     mov64(tmp2, 0xFFFFFFFFFFFFFFFF);
6489     shlxq(tmp2, tmp2, tmp1);
6490     notq(tmp2);
6491     kmovql(k3, tmp2);
6492 
6493     evmovdqub(rymm0, k3, Address(obja, result), Assembler::AVX_512bit);
6494     evpcmpeqb(k7, k3, rymm0, Address(objb, result), Assembler::AVX_512bit);
6495 
6496     ktestql(k7, k3);
6497     jcc(Assembler::below, SAME_TILL_END);     // not mismatch
6498 
6499     bind(VECTOR64_NOT_EQUAL);
6500     kmovql(tmp1, k7);
6501     notq(tmp1);
6502     tzcntq(tmp1, tmp1);
6503     addq(result, tmp1);
6504     shrq(result);
6505     jmp(DONE);
6506     bind(VECTOR32_TAIL);
6507   }
6508 
6509   cmpq(length, 8);
6510   jcc(Assembler::equal, VECTOR8_LOOP);
6511   jcc(Assembler::less, VECTOR4_TAIL);
6512 
6513   if (UseAVX &gt;= 2) {
6514     Label VECTOR16_TAIL, VECTOR32_LOOP;
6515 
6516     cmpq(length, 16);
6517     jcc(Assembler::equal, VECTOR16_LOOP);
6518     jcc(Assembler::less, VECTOR8_LOOP);
6519 
6520     cmpq(length, 32);
6521     jccb(Assembler::less, VECTOR16_TAIL);
6522 
6523     subq(length, 32);
6524     bind(VECTOR32_LOOP);
6525     vmovdqu(rymm0, Address(obja, result));
6526     vmovdqu(rymm1, Address(objb, result));
6527     vpxor(rymm2, rymm0, rymm1, Assembler::AVX_256bit);
6528     vptest(rymm2, rymm2);
6529     jcc(Assembler::notZero, VECTOR32_NOT_EQUAL);//mismatch found
6530     addq(result, 32);
6531     subq(length, 32);
6532     jcc(Assembler::greaterEqual, VECTOR32_LOOP);
6533     addq(length, 32);
6534     jcc(Assembler::equal, SAME_TILL_END);
6535     //falling through if less than 32 bytes left //close the branch here.
6536 
6537     bind(VECTOR16_TAIL);
6538     cmpq(length, 16);
6539     jccb(Assembler::less, VECTOR8_TAIL);
6540     bind(VECTOR16_LOOP);
6541     movdqu(rymm0, Address(obja, result));
6542     movdqu(rymm1, Address(objb, result));
6543     vpxor(rymm2, rymm0, rymm1, Assembler::AVX_128bit);
6544     ptest(rymm2, rymm2);
6545     jcc(Assembler::notZero, VECTOR16_NOT_EQUAL);//mismatch found
6546     addq(result, 16);
6547     subq(length, 16);
6548     jcc(Assembler::equal, SAME_TILL_END);
6549     //falling through if less than 16 bytes left
6550   } else {//regular intrinsics
6551 
6552     cmpq(length, 16);
6553     jccb(Assembler::less, VECTOR8_TAIL);
6554 
6555     subq(length, 16);
6556     bind(VECTOR16_LOOP);
6557     movdqu(rymm0, Address(obja, result));
6558     movdqu(rymm1, Address(objb, result));
6559     pxor(rymm0, rymm1);
6560     ptest(rymm0, rymm0);
6561     jcc(Assembler::notZero, VECTOR16_NOT_EQUAL);//mismatch found
6562     addq(result, 16);
6563     subq(length, 16);
6564     jccb(Assembler::greaterEqual, VECTOR16_LOOP);
6565     addq(length, 16);
6566     jcc(Assembler::equal, SAME_TILL_END);
6567     //falling through if less than 16 bytes left
6568   }
6569 
6570   bind(VECTOR8_TAIL);
6571   cmpq(length, 8);
6572   jccb(Assembler::less, VECTOR4_TAIL);
6573   bind(VECTOR8_LOOP);
6574   movq(tmp1, Address(obja, result));
6575   movq(tmp2, Address(objb, result));
6576   xorq(tmp1, tmp2);
6577   testq(tmp1, tmp1);
6578   jcc(Assembler::notZero, VECTOR8_NOT_EQUAL);//mismatch found
6579   addq(result, 8);
6580   subq(length, 8);
6581   jcc(Assembler::equal, SAME_TILL_END);
6582   //falling through if less than 8 bytes left
6583 
6584   bind(VECTOR4_TAIL);
6585   cmpq(length, 4);
6586   jccb(Assembler::less, BYTES_TAIL);
6587   bind(VECTOR4_LOOP);
6588   movl(tmp1, Address(obja, result));
6589   xorl(tmp1, Address(objb, result));
6590   testl(tmp1, tmp1);
6591   jcc(Assembler::notZero, VECTOR4_NOT_EQUAL);//mismatch found
6592   addq(result, 4);
6593   subq(length, 4);
6594   jcc(Assembler::equal, SAME_TILL_END);
6595   //falling through if less than 4 bytes left
6596 
6597   bind(BYTES_TAIL);
6598   bind(BYTES_LOOP);
6599   load_unsigned_byte(tmp1, Address(obja, result));
6600   load_unsigned_byte(tmp2, Address(objb, result));
6601   xorl(tmp1, tmp2);
6602   testl(tmp1, tmp1);
6603   jcc(Assembler::notZero, BYTES_NOT_EQUAL);//mismatch found
6604   decq(length);
6605   jcc(Assembler::zero, SAME_TILL_END);
6606   incq(result);
6607   load_unsigned_byte(tmp1, Address(obja, result));
6608   load_unsigned_byte(tmp2, Address(objb, result));
6609   xorl(tmp1, tmp2);
6610   testl(tmp1, tmp1);
6611   jcc(Assembler::notZero, BYTES_NOT_EQUAL);//mismatch found
6612   decq(length);
6613   jcc(Assembler::zero, SAME_TILL_END);
6614   incq(result);
6615   load_unsigned_byte(tmp1, Address(obja, result));
6616   load_unsigned_byte(tmp2, Address(objb, result));
6617   xorl(tmp1, tmp2);
6618   testl(tmp1, tmp1);
6619   jcc(Assembler::notZero, BYTES_NOT_EQUAL);//mismatch found
6620   jmp(SAME_TILL_END);
6621 
6622   if (UseAVX &gt;= 2) {
6623     bind(VECTOR32_NOT_EQUAL);
6624     vpcmpeqb(rymm2, rymm2, rymm2, Assembler::AVX_256bit);
6625     vpcmpeqb(rymm0, rymm0, rymm1, Assembler::AVX_256bit);
6626     vpxor(rymm0, rymm0, rymm2, Assembler::AVX_256bit);
6627     vpmovmskb(tmp1, rymm0);
6628     bsfq(tmp1, tmp1);
6629     addq(result, tmp1);
6630     shrq(result);
6631     jmp(DONE);
6632   }
6633 
6634   bind(VECTOR16_NOT_EQUAL);
6635   if (UseAVX &gt;= 2) {
6636     vpcmpeqb(rymm2, rymm2, rymm2, Assembler::AVX_128bit);
6637     vpcmpeqb(rymm0, rymm0, rymm1, Assembler::AVX_128bit);
6638     pxor(rymm0, rymm2);
6639   } else {
6640     pcmpeqb(rymm2, rymm2);
6641     pxor(rymm0, rymm1);
6642     pcmpeqb(rymm0, rymm1);
6643     pxor(rymm0, rymm2);
6644   }
6645   pmovmskb(tmp1, rymm0);
6646   bsfq(tmp1, tmp1);
6647   addq(result, tmp1);
6648   shrq(result);
6649   jmpb(DONE);
6650 
6651   bind(VECTOR8_NOT_EQUAL);
6652   bind(VECTOR4_NOT_EQUAL);
6653   bsfq(tmp1, tmp1);
6654   shrq(tmp1, 3);
6655   addq(result, tmp1);
6656   bind(BYTES_NOT_EQUAL);
6657   shrq(result);
6658   jmpb(DONE);
6659 
6660   bind(SAME_TILL_END);
6661   mov64(result, -1);
6662 
6663   bind(DONE);
6664 }
6665 
6666 //Helper functions for square_to_len()
6667 
6668 /**
6669  * Store the squares of x[], right shifted one bit (divided by 2) into z[]
6670  * Preserves x and z and modifies rest of the registers.
6671  */
6672 void MacroAssembler::square_rshift(Register x, Register xlen, Register z, Register tmp1, Register tmp3, Register tmp4, Register tmp5, Register rdxReg, Register raxReg) {
6673   // Perform square and right shift by 1
6674   // Handle odd xlen case first, then for even xlen do the following
6675   // jlong carry = 0;
6676   // for (int j=0, i=0; j &lt; xlen; j+=2, i+=4) {
6677   //     huge_128 product = x[j:j+1] * x[j:j+1];
6678   //     z[i:i+1] = (carry &lt;&lt; 63) | (jlong)(product &gt;&gt;&gt; 65);
6679   //     z[i+2:i+3] = (jlong)(product &gt;&gt;&gt; 1);
6680   //     carry = (jlong)product;
6681   // }
6682 
6683   xorq(tmp5, tmp5);     // carry
6684   xorq(rdxReg, rdxReg);
6685   xorl(tmp1, tmp1);     // index for x
6686   xorl(tmp4, tmp4);     // index for z
6687 
6688   Label L_first_loop, L_first_loop_exit;
6689 
6690   testl(xlen, 1);
6691   jccb(Assembler::zero, L_first_loop); //jump if xlen is even
6692 
6693   // Square and right shift by 1 the odd element using 32 bit multiply
6694   movl(raxReg, Address(x, tmp1, Address::times_4, 0));
6695   imulq(raxReg, raxReg);
6696   shrq(raxReg, 1);
6697   adcq(tmp5, 0);
6698   movq(Address(z, tmp4, Address::times_4, 0), raxReg);
6699   incrementl(tmp1);
6700   addl(tmp4, 2);
6701 
6702   // Square and  right shift by 1 the rest using 64 bit multiply
6703   bind(L_first_loop);
6704   cmpptr(tmp1, xlen);
6705   jccb(Assembler::equal, L_first_loop_exit);
6706 
6707   // Square
6708   movq(raxReg, Address(x, tmp1, Address::times_4,  0));
6709   rorq(raxReg, 32);    // convert big-endian to little-endian
6710   mulq(raxReg);        // 64-bit multiply rax * rax -&gt; rdx:rax
6711 
6712   // Right shift by 1 and save carry
6713   shrq(tmp5, 1);       // rdx:rax:tmp5 = (tmp5:rdx:rax) &gt;&gt;&gt; 1
6714   rcrq(rdxReg, 1);
6715   rcrq(raxReg, 1);
6716   adcq(tmp5, 0);
6717 
6718   // Store result in z
6719   movq(Address(z, tmp4, Address::times_4, 0), rdxReg);
6720   movq(Address(z, tmp4, Address::times_4, 8), raxReg);
6721 
6722   // Update indices for x and z
6723   addl(tmp1, 2);
6724   addl(tmp4, 4);
6725   jmp(L_first_loop);
6726 
6727   bind(L_first_loop_exit);
6728 }
6729 
6730 
6731 /**
6732  * Perform the following multiply add operation using BMI2 instructions
6733  * carry:sum = sum + op1*op2 + carry
6734  * op2 should be in rdx
6735  * op2 is preserved, all other registers are modified
6736  */
6737 void MacroAssembler::multiply_add_64_bmi2(Register sum, Register op1, Register op2, Register carry, Register tmp2) {
6738   // assert op2 is rdx
6739   mulxq(tmp2, op1, op1);  //  op1 * op2 -&gt; tmp2:op1
6740   addq(sum, carry);
6741   adcq(tmp2, 0);
6742   addq(sum, op1);
6743   adcq(tmp2, 0);
6744   movq(carry, tmp2);
6745 }
6746 
6747 /**
6748  * Perform the following multiply add operation:
6749  * carry:sum = sum + op1*op2 + carry
6750  * Preserves op1, op2 and modifies rest of registers
6751  */
6752 void MacroAssembler::multiply_add_64(Register sum, Register op1, Register op2, Register carry, Register rdxReg, Register raxReg) {
6753   // rdx:rax = op1 * op2
6754   movq(raxReg, op2);
6755   mulq(op1);
6756 
6757   //  rdx:rax = sum + carry + rdx:rax
6758   addq(sum, carry);
6759   adcq(rdxReg, 0);
6760   addq(sum, raxReg);
6761   adcq(rdxReg, 0);
6762 
6763   // carry:sum = rdx:sum
6764   movq(carry, rdxReg);
6765 }
6766 
6767 /**
6768  * Add 64 bit long carry into z[] with carry propogation.
6769  * Preserves z and carry register values and modifies rest of registers.
6770  *
6771  */
6772 void MacroAssembler::add_one_64(Register z, Register zlen, Register carry, Register tmp1) {
6773   Label L_fourth_loop, L_fourth_loop_exit;
6774 
6775   movl(tmp1, 1);
6776   subl(zlen, 2);
6777   addq(Address(z, zlen, Address::times_4, 0), carry);
6778 
6779   bind(L_fourth_loop);
6780   jccb(Assembler::carryClear, L_fourth_loop_exit);
6781   subl(zlen, 2);
6782   jccb(Assembler::negative, L_fourth_loop_exit);
6783   addq(Address(z, zlen, Address::times_4, 0), tmp1);
6784   jmp(L_fourth_loop);
6785   bind(L_fourth_loop_exit);
6786 }
6787 
6788 /**
6789  * Shift z[] left by 1 bit.
6790  * Preserves x, len, z and zlen registers and modifies rest of the registers.
6791  *
6792  */
6793 void MacroAssembler::lshift_by_1(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2, Register tmp3, Register tmp4) {
6794 
6795   Label L_fifth_loop, L_fifth_loop_exit;
6796 
6797   // Fifth loop
6798   // Perform primitiveLeftShift(z, zlen, 1)
6799 
6800   const Register prev_carry = tmp1;
6801   const Register new_carry = tmp4;
6802   const Register value = tmp2;
6803   const Register zidx = tmp3;
6804 
6805   // int zidx, carry;
6806   // long value;
6807   // carry = 0;
6808   // for (zidx = zlen-2; zidx &gt;=0; zidx -= 2) {
6809   //    (carry:value)  = (z[i] &lt;&lt; 1) | carry ;
6810   //    z[i] = value;
6811   // }
6812 
6813   movl(zidx, zlen);
6814   xorl(prev_carry, prev_carry); // clear carry flag and prev_carry register
6815 
6816   bind(L_fifth_loop);
6817   decl(zidx);  // Use decl to preserve carry flag
6818   decl(zidx);
6819   jccb(Assembler::negative, L_fifth_loop_exit);
6820 
6821   if (UseBMI2Instructions) {
6822      movq(value, Address(z, zidx, Address::times_4, 0));
6823      rclq(value, 1);
6824      rorxq(value, value, 32);
6825      movq(Address(z, zidx, Address::times_4,  0), value);  // Store back in big endian form
6826   }
6827   else {
6828     // clear new_carry
6829     xorl(new_carry, new_carry);
6830 
6831     // Shift z[i] by 1, or in previous carry and save new carry
6832     movq(value, Address(z, zidx, Address::times_4, 0));
6833     shlq(value, 1);
6834     adcl(new_carry, 0);
6835 
6836     orq(value, prev_carry);
6837     rorq(value, 0x20);
6838     movq(Address(z, zidx, Address::times_4,  0), value);  // Store back in big endian form
6839 
6840     // Set previous carry = new carry
6841     movl(prev_carry, new_carry);
6842   }
6843   jmp(L_fifth_loop);
6844 
6845   bind(L_fifth_loop_exit);
6846 }
6847 
6848 
6849 /**
6850  * Code for BigInteger::squareToLen() intrinsic
6851  *
6852  * rdi: x
6853  * rsi: len
6854  * r8:  z
6855  * rcx: zlen
6856  * r12: tmp1
6857  * r13: tmp2
6858  * r14: tmp3
6859  * r15: tmp4
6860  * rbx: tmp5
6861  *
6862  */
6863 void MacroAssembler::square_to_len(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg, Register raxReg) {
6864 
6865   Label L_second_loop, L_second_loop_exit, L_third_loop, L_third_loop_exit, L_last_x, L_multiply;
6866   push(tmp1);
6867   push(tmp2);
6868   push(tmp3);
6869   push(tmp4);
6870   push(tmp5);
6871 
6872   // First loop
6873   // Store the squares, right shifted one bit (i.e., divided by 2).
6874   square_rshift(x, len, z, tmp1, tmp3, tmp4, tmp5, rdxReg, raxReg);
6875 
6876   // Add in off-diagonal sums.
6877   //
6878   // Second, third (nested) and fourth loops.
6879   // zlen +=2;
6880   // for (int xidx=len-2,zidx=zlen-4; xidx &gt; 0; xidx-=2,zidx-=4) {
6881   //    carry = 0;
6882   //    long op2 = x[xidx:xidx+1];
6883   //    for (int j=xidx-2,k=zidx; j &gt;= 0; j-=2) {
6884   //       k -= 2;
6885   //       long op1 = x[j:j+1];
6886   //       long sum = z[k:k+1];
6887   //       carry:sum = multiply_add_64(sum, op1, op2, carry, tmp_regs);
6888   //       z[k:k+1] = sum;
6889   //    }
6890   //    add_one_64(z, k, carry, tmp_regs);
6891   // }
6892 
6893   const Register carry = tmp5;
6894   const Register sum = tmp3;
6895   const Register op1 = tmp4;
6896   Register op2 = tmp2;
6897 
6898   push(zlen);
6899   push(len);
6900   addl(zlen,2);
6901   bind(L_second_loop);
6902   xorq(carry, carry);
6903   subl(zlen, 4);
6904   subl(len, 2);
6905   push(zlen);
6906   push(len);
6907   cmpl(len, 0);
6908   jccb(Assembler::lessEqual, L_second_loop_exit);
6909 
6910   // Multiply an array by one 64 bit long.
6911   if (UseBMI2Instructions) {
6912     op2 = rdxReg;
6913     movq(op2, Address(x, len, Address::times_4,  0));
6914     rorxq(op2, op2, 32);
6915   }
6916   else {
6917     movq(op2, Address(x, len, Address::times_4,  0));
6918     rorq(op2, 32);
6919   }
6920 
6921   bind(L_third_loop);
6922   decrementl(len);
6923   jccb(Assembler::negative, L_third_loop_exit);
6924   decrementl(len);
6925   jccb(Assembler::negative, L_last_x);
6926 
6927   movq(op1, Address(x, len, Address::times_4,  0));
6928   rorq(op1, 32);
6929 
6930   bind(L_multiply);
6931   subl(zlen, 2);
6932   movq(sum, Address(z, zlen, Address::times_4,  0));
6933 
6934   // Multiply 64 bit by 64 bit and add 64 bits lower half and upper 64 bits as carry.
6935   if (UseBMI2Instructions) {
6936     multiply_add_64_bmi2(sum, op1, op2, carry, tmp2);
6937   }
6938   else {
6939     multiply_add_64(sum, op1, op2, carry, rdxReg, raxReg);
6940   }
6941 
6942   movq(Address(z, zlen, Address::times_4, 0), sum);
6943 
6944   jmp(L_third_loop);
6945   bind(L_third_loop_exit);
6946 
6947   // Fourth loop
6948   // Add 64 bit long carry into z with carry propogation.
6949   // Uses offsetted zlen.
6950   add_one_64(z, zlen, carry, tmp1);
6951 
6952   pop(len);
6953   pop(zlen);
6954   jmp(L_second_loop);
6955 
6956   // Next infrequent code is moved outside loops.
6957   bind(L_last_x);
6958   movl(op1, Address(x, 0));
6959   jmp(L_multiply);
6960 
6961   bind(L_second_loop_exit);
6962   pop(len);
6963   pop(zlen);
6964   pop(len);
6965   pop(zlen);
6966 
6967   // Fifth loop
6968   // Shift z left 1 bit.
6969   lshift_by_1(x, len, z, zlen, tmp1, tmp2, tmp3, tmp4);
6970 
6971   // z[zlen-1] |= x[len-1] &amp; 1;
6972   movl(tmp3, Address(x, len, Address::times_4, -4));
6973   andl(tmp3, 1);
6974   orl(Address(z, zlen, Address::times_4,  -4), tmp3);
6975 
6976   pop(tmp5);
6977   pop(tmp4);
6978   pop(tmp3);
6979   pop(tmp2);
6980   pop(tmp1);
6981 }
6982 
6983 /**
6984  * Helper function for mul_add()
6985  * Multiply the in[] by int k and add to out[] starting at offset offs using
6986  * 128 bit by 32 bit multiply and return the carry in tmp5.
6987  * Only quad int aligned length of in[] is operated on in this function.
6988  * k is in rdxReg for BMI2Instructions, for others it is in tmp2.
6989  * This function preserves out, in and k registers.
6990  * len and offset point to the appropriate index in &quot;in&quot; &amp; &quot;out&quot; correspondingly
6991  * tmp5 has the carry.
6992  * other registers are temporary and are modified.
6993  *
6994  */
6995 void MacroAssembler::mul_add_128_x_32_loop(Register out, Register in,
6996   Register offset, Register len, Register tmp1, Register tmp2, Register tmp3,
6997   Register tmp4, Register tmp5, Register rdxReg, Register raxReg) {
6998 
6999   Label L_first_loop, L_first_loop_exit;
7000 
7001   movl(tmp1, len);
7002   shrl(tmp1, 2);
7003 
7004   bind(L_first_loop);
7005   subl(tmp1, 1);
7006   jccb(Assembler::negative, L_first_loop_exit);
7007 
7008   subl(len, 4);
7009   subl(offset, 4);
7010 
7011   Register op2 = tmp2;
7012   const Register sum = tmp3;
7013   const Register op1 = tmp4;
7014   const Register carry = tmp5;
7015 
7016   if (UseBMI2Instructions) {
7017     op2 = rdxReg;
7018   }
7019 
7020   movq(op1, Address(in, len, Address::times_4,  8));
7021   rorq(op1, 32);
7022   movq(sum, Address(out, offset, Address::times_4,  8));
7023   rorq(sum, 32);
7024   if (UseBMI2Instructions) {
7025     multiply_add_64_bmi2(sum, op1, op2, carry, raxReg);
7026   }
7027   else {
7028     multiply_add_64(sum, op1, op2, carry, rdxReg, raxReg);
7029   }
7030   // Store back in big endian from little endian
7031   rorq(sum, 0x20);
7032   movq(Address(out, offset, Address::times_4,  8), sum);
7033 
7034   movq(op1, Address(in, len, Address::times_4,  0));
7035   rorq(op1, 32);
7036   movq(sum, Address(out, offset, Address::times_4,  0));
7037   rorq(sum, 32);
7038   if (UseBMI2Instructions) {
7039     multiply_add_64_bmi2(sum, op1, op2, carry, raxReg);
7040   }
7041   else {
7042     multiply_add_64(sum, op1, op2, carry, rdxReg, raxReg);
7043   }
7044   // Store back in big endian from little endian
7045   rorq(sum, 0x20);
7046   movq(Address(out, offset, Address::times_4,  0), sum);
7047 
7048   jmp(L_first_loop);
7049   bind(L_first_loop_exit);
7050 }
7051 
7052 /**
7053  * Code for BigInteger::mulAdd() intrinsic
7054  *
7055  * rdi: out
7056  * rsi: in
7057  * r11: offs (out.length - offset)
7058  * rcx: len
7059  * r8:  k
7060  * r12: tmp1
7061  * r13: tmp2
7062  * r14: tmp3
7063  * r15: tmp4
7064  * rbx: tmp5
7065  * Multiply the in[] by word k and add to out[], return the carry in rax
7066  */
7067 void MacroAssembler::mul_add(Register out, Register in, Register offs,
7068    Register len, Register k, Register tmp1, Register tmp2, Register tmp3,
7069    Register tmp4, Register tmp5, Register rdxReg, Register raxReg) {
7070 
7071   Label L_carry, L_last_in, L_done;
7072 
7073 // carry = 0;
7074 // for (int j=len-1; j &gt;= 0; j--) {
7075 //    long product = (in[j] &amp; LONG_MASK) * kLong +
7076 //                   (out[offs] &amp; LONG_MASK) + carry;
7077 //    out[offs--] = (int)product;
7078 //    carry = product &gt;&gt;&gt; 32;
7079 // }
7080 //
7081   push(tmp1);
7082   push(tmp2);
7083   push(tmp3);
7084   push(tmp4);
7085   push(tmp5);
7086 
7087   Register op2 = tmp2;
7088   const Register sum = tmp3;
7089   const Register op1 = tmp4;
7090   const Register carry =  tmp5;
7091 
7092   if (UseBMI2Instructions) {
7093     op2 = rdxReg;
7094     movl(op2, k);
7095   }
7096   else {
7097     movl(op2, k);
7098   }
7099 
7100   xorq(carry, carry);
7101 
7102   //First loop
7103 
7104   //Multiply in[] by k in a 4 way unrolled loop using 128 bit by 32 bit multiply
7105   //The carry is in tmp5
7106   mul_add_128_x_32_loop(out, in, offs, len, tmp1, tmp2, tmp3, tmp4, tmp5, rdxReg, raxReg);
7107 
7108   //Multiply the trailing in[] entry using 64 bit by 32 bit, if any
7109   decrementl(len);
7110   jccb(Assembler::negative, L_carry);
7111   decrementl(len);
7112   jccb(Assembler::negative, L_last_in);
7113 
7114   movq(op1, Address(in, len, Address::times_4,  0));
7115   rorq(op1, 32);
7116 
7117   subl(offs, 2);
7118   movq(sum, Address(out, offs, Address::times_4,  0));
7119   rorq(sum, 32);
7120 
7121   if (UseBMI2Instructions) {
7122     multiply_add_64_bmi2(sum, op1, op2, carry, raxReg);
7123   }
7124   else {
7125     multiply_add_64(sum, op1, op2, carry, rdxReg, raxReg);
7126   }
7127 
7128   // Store back in big endian from little endian
7129   rorq(sum, 0x20);
7130   movq(Address(out, offs, Address::times_4,  0), sum);
7131 
7132   testl(len, len);
7133   jccb(Assembler::zero, L_carry);
7134 
7135   //Multiply the last in[] entry, if any
7136   bind(L_last_in);
7137   movl(op1, Address(in, 0));
7138   movl(sum, Address(out, offs, Address::times_4,  -4));
7139 
7140   movl(raxReg, k);
7141   mull(op1); //tmp4 * eax -&gt; edx:eax
7142   addl(sum, carry);
7143   adcl(rdxReg, 0);
7144   addl(sum, raxReg);
7145   adcl(rdxReg, 0);
7146   movl(carry, rdxReg);
7147 
7148   movl(Address(out, offs, Address::times_4,  -4), sum);
7149 
7150   bind(L_carry);
7151   //return tmp5/carry as carry in rax
7152   movl(rax, carry);
7153 
7154   bind(L_done);
7155   pop(tmp5);
7156   pop(tmp4);
7157   pop(tmp3);
7158   pop(tmp2);
7159   pop(tmp1);
7160 }
7161 #endif
7162 
7163 /**
7164  * Emits code to update CRC-32 with a byte value according to constants in table
7165  *
7166  * @param [in,out]crc   Register containing the crc.
7167  * @param [in]val       Register containing the byte to fold into the CRC.
7168  * @param [in]table     Register containing the table of crc constants.
7169  *
7170  * uint32_t crc;
7171  * val = crc_table[(val ^ crc) &amp; 0xFF];
7172  * crc = val ^ (crc &gt;&gt; 8);
7173  *
7174  */
7175 void MacroAssembler::update_byte_crc32(Register crc, Register val, Register table) {
7176   xorl(val, crc);
7177   andl(val, 0xFF);
7178   shrl(crc, 8); // unsigned shift
7179   xorl(crc, Address(table, val, Address::times_4, 0));
7180 }
7181 
7182 /**
7183 * Fold four 128-bit data chunks
7184 */
7185 void MacroAssembler::fold_128bit_crc32_avx512(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset) {
7186   evpclmulhdq(xtmp, xK, xcrc, Assembler::AVX_512bit); // [123:64]
7187   evpclmulldq(xcrc, xK, xcrc, Assembler::AVX_512bit); // [63:0]
7188   evpxorq(xcrc, xcrc, Address(buf, offset), Assembler::AVX_512bit /* vector_len */);
7189   evpxorq(xcrc, xcrc, xtmp, Assembler::AVX_512bit /* vector_len */);
7190 }
7191 
7192 /**
7193  * Fold 128-bit data chunk
7194  */
7195 void MacroAssembler::fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset) {
7196   if (UseAVX &gt; 0) {
7197     vpclmulhdq(xtmp, xK, xcrc); // [123:64]
7198     vpclmulldq(xcrc, xK, xcrc); // [63:0]
7199     vpxor(xcrc, xcrc, Address(buf, offset), 0 /* vector_len */);
7200     pxor(xcrc, xtmp);
7201   } else {
7202     movdqa(xtmp, xcrc);
7203     pclmulhdq(xtmp, xK);   // [123:64]
7204     pclmulldq(xcrc, xK);   // [63:0]
7205     pxor(xcrc, xtmp);
7206     movdqu(xtmp, Address(buf, offset));
7207     pxor(xcrc, xtmp);
7208   }
7209 }
7210 
7211 void MacroAssembler::fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, XMMRegister xbuf) {
7212   if (UseAVX &gt; 0) {
7213     vpclmulhdq(xtmp, xK, xcrc);
7214     vpclmulldq(xcrc, xK, xcrc);
7215     pxor(xcrc, xbuf);
7216     pxor(xcrc, xtmp);
7217   } else {
7218     movdqa(xtmp, xcrc);
7219     pclmulhdq(xtmp, xK);
7220     pclmulldq(xcrc, xK);
7221     pxor(xcrc, xbuf);
7222     pxor(xcrc, xtmp);
7223   }
7224 }
7225 
7226 /**
7227  * 8-bit folds to compute 32-bit CRC
7228  *
7229  * uint64_t xcrc;
7230  * timesXtoThe32[xcrc &amp; 0xFF] ^ (xcrc &gt;&gt; 8);
7231  */
7232 void MacroAssembler::fold_8bit_crc32(XMMRegister xcrc, Register table, XMMRegister xtmp, Register tmp) {
7233   movdl(tmp, xcrc);
7234   andl(tmp, 0xFF);
7235   movdl(xtmp, Address(table, tmp, Address::times_4, 0));
7236   psrldq(xcrc, 1); // unsigned shift one byte
7237   pxor(xcrc, xtmp);
7238 }
7239 
7240 /**
7241  * uint32_t crc;
7242  * timesXtoThe32[crc &amp; 0xFF] ^ (crc &gt;&gt; 8);
7243  */
7244 void MacroAssembler::fold_8bit_crc32(Register crc, Register table, Register tmp) {
7245   movl(tmp, crc);
7246   andl(tmp, 0xFF);
7247   shrl(crc, 8);
7248   xorl(crc, Address(table, tmp, Address::times_4, 0));
7249 }
7250 
7251 /**
7252  * @param crc   register containing existing CRC (32-bit)
7253  * @param buf   register pointing to input byte buffer (byte*)
7254  * @param len   register containing number of bytes
7255  * @param table register that will contain address of CRC table
7256  * @param tmp   scratch register
7257  */
7258 void MacroAssembler::kernel_crc32(Register crc, Register buf, Register len, Register table, Register tmp) {
7259   assert_different_registers(crc, buf, len, table, tmp, rax);
7260 
7261   Label L_tail, L_tail_restore, L_tail_loop, L_exit, L_align_loop, L_aligned;
7262   Label L_fold_tail, L_fold_128b, L_fold_512b, L_fold_512b_loop, L_fold_tail_loop;
7263 
7264   // For EVEX with VL and BW, provide a standard mask, VL = 128 will guide the merge
7265   // context for the registers used, where all instructions below are using 128-bit mode
7266   // On EVEX without VL and BW, these instructions will all be AVX.
7267   lea(table, ExternalAddress(StubRoutines::crc_table_addr()));
7268   notl(crc); // ~crc
7269   cmpl(len, 16);
7270   jcc(Assembler::less, L_tail);
7271 
7272   // Align buffer to 16 bytes
7273   movl(tmp, buf);
7274   andl(tmp, 0xF);
7275   jccb(Assembler::zero, L_aligned);
7276   subl(tmp,  16);
7277   addl(len, tmp);
7278 
7279   align(4);
7280   BIND(L_align_loop);
7281   movsbl(rax, Address(buf, 0)); // load byte with sign extension
7282   update_byte_crc32(crc, rax, table);
7283   increment(buf);
7284   incrementl(tmp);
7285   jccb(Assembler::less, L_align_loop);
7286 
7287   BIND(L_aligned);
7288   movl(tmp, len); // save
7289   shrl(len, 4);
7290   jcc(Assembler::zero, L_tail_restore);
7291 
7292   // Fold crc into first bytes of vector
7293   movdqa(xmm1, Address(buf, 0));
7294   movdl(rax, xmm1);
7295   xorl(crc, rax);
7296   if (VM_Version::supports_sse4_1()) {
7297     pinsrd(xmm1, crc, 0);
7298   } else {
7299     pinsrw(xmm1, crc, 0);
7300     shrl(crc, 16);
7301     pinsrw(xmm1, crc, 1);
7302   }
7303   addptr(buf, 16);
7304   subl(len, 4); // len &gt; 0
7305   jcc(Assembler::less, L_fold_tail);
7306 
7307   movdqa(xmm2, Address(buf,  0));
7308   movdqa(xmm3, Address(buf, 16));
7309   movdqa(xmm4, Address(buf, 32));
7310   addptr(buf, 48);
7311   subl(len, 3);
7312   jcc(Assembler::lessEqual, L_fold_512b);
7313 
7314   // Fold total 512 bits of polynomial on each iteration,
7315   // 128 bits per each of 4 parallel streams.
7316   movdqu(xmm0, ExternalAddress(StubRoutines::x86::crc_by128_masks_addr() + 32));
7317 
7318   align(32);
7319   BIND(L_fold_512b_loop);
7320   fold_128bit_crc32(xmm1, xmm0, xmm5, buf,  0);
7321   fold_128bit_crc32(xmm2, xmm0, xmm5, buf, 16);
7322   fold_128bit_crc32(xmm3, xmm0, xmm5, buf, 32);
7323   fold_128bit_crc32(xmm4, xmm0, xmm5, buf, 48);
7324   addptr(buf, 64);
7325   subl(len, 4);
7326   jcc(Assembler::greater, L_fold_512b_loop);
7327 
7328   // Fold 512 bits to 128 bits.
7329   BIND(L_fold_512b);
7330   movdqu(xmm0, ExternalAddress(StubRoutines::x86::crc_by128_masks_addr() + 16));
7331   fold_128bit_crc32(xmm1, xmm0, xmm5, xmm2);
7332   fold_128bit_crc32(xmm1, xmm0, xmm5, xmm3);
7333   fold_128bit_crc32(xmm1, xmm0, xmm5, xmm4);
7334 
7335   // Fold the rest of 128 bits data chunks
7336   BIND(L_fold_tail);
7337   addl(len, 3);
7338   jccb(Assembler::lessEqual, L_fold_128b);
7339   movdqu(xmm0, ExternalAddress(StubRoutines::x86::crc_by128_masks_addr() + 16));
7340 
7341   BIND(L_fold_tail_loop);
7342   fold_128bit_crc32(xmm1, xmm0, xmm5, buf,  0);
7343   addptr(buf, 16);
7344   decrementl(len);
7345   jccb(Assembler::greater, L_fold_tail_loop);
7346 
7347   // Fold 128 bits in xmm1 down into 32 bits in crc register.
7348   BIND(L_fold_128b);
7349   movdqu(xmm0, ExternalAddress(StubRoutines::x86::crc_by128_masks_addr()));
7350   if (UseAVX &gt; 0) {
7351     vpclmulqdq(xmm2, xmm0, xmm1, 0x1);
7352     vpand(xmm3, xmm0, xmm2, 0 /* vector_len */);
7353     vpclmulqdq(xmm0, xmm0, xmm3, 0x1);
7354   } else {
7355     movdqa(xmm2, xmm0);
7356     pclmulqdq(xmm2, xmm1, 0x1);
7357     movdqa(xmm3, xmm0);
7358     pand(xmm3, xmm2);
7359     pclmulqdq(xmm0, xmm3, 0x1);
7360   }
7361   psrldq(xmm1, 8);
7362   psrldq(xmm2, 4);
7363   pxor(xmm0, xmm1);
7364   pxor(xmm0, xmm2);
7365 
7366   // 8 8-bit folds to compute 32-bit CRC.
7367   for (int j = 0; j &lt; 4; j++) {
7368     fold_8bit_crc32(xmm0, table, xmm1, rax);
7369   }
7370   movdl(crc, xmm0); // mov 32 bits to general register
7371   for (int j = 0; j &lt; 4; j++) {
7372     fold_8bit_crc32(crc, table, rax);
7373   }
7374 
7375   BIND(L_tail_restore);
7376   movl(len, tmp); // restore
7377   BIND(L_tail);
7378   andl(len, 0xf);
7379   jccb(Assembler::zero, L_exit);
7380 
7381   // Fold the rest of bytes
7382   align(4);
7383   BIND(L_tail_loop);
7384   movsbl(rax, Address(buf, 0)); // load byte with sign extension
7385   update_byte_crc32(crc, rax, table);
7386   increment(buf);
7387   decrementl(len);
7388   jccb(Assembler::greater, L_tail_loop);
7389 
7390   BIND(L_exit);
7391   notl(crc); // ~c
7392 }
7393 
7394 #ifdef _LP64
7395 // S. Gueron / Information Processing Letters 112 (2012) 184
7396 // Algorithm 4: Computing carry-less multiplication using a precomputed lookup table.
7397 // Input: A 32 bit value B = [byte3, byte2, byte1, byte0].
7398 // Output: the 64-bit carry-less product of B * CONST
7399 void MacroAssembler::crc32c_ipl_alg4(Register in, uint32_t n,
7400                                      Register tmp1, Register tmp2, Register tmp3) {
7401   lea(tmp3, ExternalAddress(StubRoutines::crc32c_table_addr()));
7402   if (n &gt; 0) {
7403     addq(tmp3, n * 256 * 8);
7404   }
7405   //    Q1 = TABLEExt[n][B &amp; 0xFF];
7406   movl(tmp1, in);
7407   andl(tmp1, 0x000000FF);
7408   shll(tmp1, 3);
7409   addq(tmp1, tmp3);
7410   movq(tmp1, Address(tmp1, 0));
7411 
7412   //    Q2 = TABLEExt[n][B &gt;&gt; 8 &amp; 0xFF];
7413   movl(tmp2, in);
7414   shrl(tmp2, 8);
7415   andl(tmp2, 0x000000FF);
7416   shll(tmp2, 3);
7417   addq(tmp2, tmp3);
7418   movq(tmp2, Address(tmp2, 0));
7419 
7420   shlq(tmp2, 8);
7421   xorq(tmp1, tmp2);
7422 
7423   //    Q3 = TABLEExt[n][B &gt;&gt; 16 &amp; 0xFF];
7424   movl(tmp2, in);
7425   shrl(tmp2, 16);
7426   andl(tmp2, 0x000000FF);
7427   shll(tmp2, 3);
7428   addq(tmp2, tmp3);
7429   movq(tmp2, Address(tmp2, 0));
7430 
7431   shlq(tmp2, 16);
7432   xorq(tmp1, tmp2);
7433 
7434   //    Q4 = TABLEExt[n][B &gt;&gt; 24 &amp; 0xFF];
7435   shrl(in, 24);
7436   andl(in, 0x000000FF);
7437   shll(in, 3);
7438   addq(in, tmp3);
7439   movq(in, Address(in, 0));
7440 
7441   shlq(in, 24);
7442   xorq(in, tmp1);
7443   //    return Q1 ^ Q2 &lt;&lt; 8 ^ Q3 &lt;&lt; 16 ^ Q4 &lt;&lt; 24;
7444 }
7445 
7446 void MacroAssembler::crc32c_pclmulqdq(XMMRegister w_xtmp1,
7447                                       Register in_out,
7448                                       uint32_t const_or_pre_comp_const_index, bool is_pclmulqdq_supported,
7449                                       XMMRegister w_xtmp2,
7450                                       Register tmp1,
7451                                       Register n_tmp2, Register n_tmp3) {
7452   if (is_pclmulqdq_supported) {
7453     movdl(w_xtmp1, in_out); // modified blindly
7454 
7455     movl(tmp1, const_or_pre_comp_const_index);
7456     movdl(w_xtmp2, tmp1);
7457     pclmulqdq(w_xtmp1, w_xtmp2, 0);
7458 
7459     movdq(in_out, w_xtmp1);
7460   } else {
7461     crc32c_ipl_alg4(in_out, const_or_pre_comp_const_index, tmp1, n_tmp2, n_tmp3);
7462   }
7463 }
7464 
7465 // Recombination Alternative 2: No bit-reflections
7466 // T1 = (CRC_A * U1) &lt;&lt; 1
7467 // T2 = (CRC_B * U2) &lt;&lt; 1
7468 // C1 = T1 &gt;&gt; 32
7469 // C2 = T2 &gt;&gt; 32
7470 // T1 = T1 &amp; 0xFFFFFFFF
7471 // T2 = T2 &amp; 0xFFFFFFFF
7472 // T1 = CRC32(0, T1)
7473 // T2 = CRC32(0, T2)
7474 // C1 = C1 ^ T1
7475 // C2 = C2 ^ T2
7476 // CRC = C1 ^ C2 ^ CRC_C
7477 void MacroAssembler::crc32c_rec_alt2(uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported, Register in_out, Register in1, Register in2,
7478                                      XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7479                                      Register tmp1, Register tmp2,
7480                                      Register n_tmp3) {
7481   crc32c_pclmulqdq(w_xtmp1, in_out, const_or_pre_comp_const_index_u1, is_pclmulqdq_supported, w_xtmp3, tmp1, tmp2, n_tmp3);
7482   crc32c_pclmulqdq(w_xtmp2, in1, const_or_pre_comp_const_index_u2, is_pclmulqdq_supported, w_xtmp3, tmp1, tmp2, n_tmp3);
7483   shlq(in_out, 1);
7484   movl(tmp1, in_out);
7485   shrq(in_out, 32);
7486   xorl(tmp2, tmp2);
7487   crc32(tmp2, tmp1, 4);
7488   xorl(in_out, tmp2); // we don&#39;t care about upper 32 bit contents here
7489   shlq(in1, 1);
7490   movl(tmp1, in1);
7491   shrq(in1, 32);
7492   xorl(tmp2, tmp2);
7493   crc32(tmp2, tmp1, 4);
7494   xorl(in1, tmp2);
7495   xorl(in_out, in1);
7496   xorl(in_out, in2);
7497 }
7498 
7499 // Set N to predefined value
7500 // Subtract from a lenght of a buffer
7501 // execute in a loop:
7502 // CRC_A = 0xFFFFFFFF, CRC_B = 0, CRC_C = 0
7503 // for i = 1 to N do
7504 //  CRC_A = CRC32(CRC_A, A[i])
7505 //  CRC_B = CRC32(CRC_B, B[i])
7506 //  CRC_C = CRC32(CRC_C, C[i])
7507 // end for
7508 // Recombine
7509 void MacroAssembler::crc32c_proc_chunk(uint32_t size, uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported,
7510                                        Register in_out1, Register in_out2, Register in_out3,
7511                                        Register tmp1, Register tmp2, Register tmp3,
7512                                        XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7513                                        Register tmp4, Register tmp5,
7514                                        Register n_tmp6) {
7515   Label L_processPartitions;
7516   Label L_processPartition;
7517   Label L_exit;
7518 
7519   bind(L_processPartitions);
7520   cmpl(in_out1, 3 * size);
7521   jcc(Assembler::less, L_exit);
7522     xorl(tmp1, tmp1);
7523     xorl(tmp2, tmp2);
7524     movq(tmp3, in_out2);
7525     addq(tmp3, size);
7526 
7527     bind(L_processPartition);
7528       crc32(in_out3, Address(in_out2, 0), 8);
7529       crc32(tmp1, Address(in_out2, size), 8);
7530       crc32(tmp2, Address(in_out2, size * 2), 8);
7531       addq(in_out2, 8);
7532       cmpq(in_out2, tmp3);
7533       jcc(Assembler::less, L_processPartition);
7534     crc32c_rec_alt2(const_or_pre_comp_const_index_u1, const_or_pre_comp_const_index_u2, is_pclmulqdq_supported, in_out3, tmp1, tmp2,
7535             w_xtmp1, w_xtmp2, w_xtmp3,
7536             tmp4, tmp5,
7537             n_tmp6);
7538     addq(in_out2, 2 * size);
7539     subl(in_out1, 3 * size);
7540     jmp(L_processPartitions);
7541 
7542   bind(L_exit);
7543 }
7544 #else
7545 void MacroAssembler::crc32c_ipl_alg4(Register in_out, uint32_t n,
7546                                      Register tmp1, Register tmp2, Register tmp3,
7547                                      XMMRegister xtmp1, XMMRegister xtmp2) {
7548   lea(tmp3, ExternalAddress(StubRoutines::crc32c_table_addr()));
7549   if (n &gt; 0) {
7550     addl(tmp3, n * 256 * 8);
7551   }
7552   //    Q1 = TABLEExt[n][B &amp; 0xFF];
7553   movl(tmp1, in_out);
7554   andl(tmp1, 0x000000FF);
7555   shll(tmp1, 3);
7556   addl(tmp1, tmp3);
7557   movq(xtmp1, Address(tmp1, 0));
7558 
7559   //    Q2 = TABLEExt[n][B &gt;&gt; 8 &amp; 0xFF];
7560   movl(tmp2, in_out);
7561   shrl(tmp2, 8);
7562   andl(tmp2, 0x000000FF);
7563   shll(tmp2, 3);
7564   addl(tmp2, tmp3);
7565   movq(xtmp2, Address(tmp2, 0));
7566 
7567   psllq(xtmp2, 8);
7568   pxor(xtmp1, xtmp2);
7569 
7570   //    Q3 = TABLEExt[n][B &gt;&gt; 16 &amp; 0xFF];
7571   movl(tmp2, in_out);
7572   shrl(tmp2, 16);
7573   andl(tmp2, 0x000000FF);
7574   shll(tmp2, 3);
7575   addl(tmp2, tmp3);
7576   movq(xtmp2, Address(tmp2, 0));
7577 
7578   psllq(xtmp2, 16);
7579   pxor(xtmp1, xtmp2);
7580 
7581   //    Q4 = TABLEExt[n][B &gt;&gt; 24 &amp; 0xFF];
7582   shrl(in_out, 24);
7583   andl(in_out, 0x000000FF);
7584   shll(in_out, 3);
7585   addl(in_out, tmp3);
7586   movq(xtmp2, Address(in_out, 0));
7587 
7588   psllq(xtmp2, 24);
7589   pxor(xtmp1, xtmp2); // Result in CXMM
7590   //    return Q1 ^ Q2 &lt;&lt; 8 ^ Q3 &lt;&lt; 16 ^ Q4 &lt;&lt; 24;
7591 }
7592 
7593 void MacroAssembler::crc32c_pclmulqdq(XMMRegister w_xtmp1,
7594                                       Register in_out,
7595                                       uint32_t const_or_pre_comp_const_index, bool is_pclmulqdq_supported,
7596                                       XMMRegister w_xtmp2,
7597                                       Register tmp1,
7598                                       Register n_tmp2, Register n_tmp3) {
7599   if (is_pclmulqdq_supported) {
7600     movdl(w_xtmp1, in_out);
7601 
7602     movl(tmp1, const_or_pre_comp_const_index);
7603     movdl(w_xtmp2, tmp1);
7604     pclmulqdq(w_xtmp1, w_xtmp2, 0);
7605     // Keep result in XMM since GPR is 32 bit in length
7606   } else {
7607     crc32c_ipl_alg4(in_out, const_or_pre_comp_const_index, tmp1, n_tmp2, n_tmp3, w_xtmp1, w_xtmp2);
7608   }
7609 }
7610 
7611 void MacroAssembler::crc32c_rec_alt2(uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported, Register in_out, Register in1, Register in2,
7612                                      XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7613                                      Register tmp1, Register tmp2,
7614                                      Register n_tmp3) {
7615   crc32c_pclmulqdq(w_xtmp1, in_out, const_or_pre_comp_const_index_u1, is_pclmulqdq_supported, w_xtmp3, tmp1, tmp2, n_tmp3);
7616   crc32c_pclmulqdq(w_xtmp2, in1, const_or_pre_comp_const_index_u2, is_pclmulqdq_supported, w_xtmp3, tmp1, tmp2, n_tmp3);
7617 
7618   psllq(w_xtmp1, 1);
7619   movdl(tmp1, w_xtmp1);
7620   psrlq(w_xtmp1, 32);
7621   movdl(in_out, w_xtmp1);
7622 
7623   xorl(tmp2, tmp2);
7624   crc32(tmp2, tmp1, 4);
7625   xorl(in_out, tmp2);
7626 
7627   psllq(w_xtmp2, 1);
7628   movdl(tmp1, w_xtmp2);
7629   psrlq(w_xtmp2, 32);
7630   movdl(in1, w_xtmp2);
7631 
7632   xorl(tmp2, tmp2);
7633   crc32(tmp2, tmp1, 4);
7634   xorl(in1, tmp2);
7635   xorl(in_out, in1);
7636   xorl(in_out, in2);
7637 }
7638 
7639 void MacroAssembler::crc32c_proc_chunk(uint32_t size, uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported,
7640                                        Register in_out1, Register in_out2, Register in_out3,
7641                                        Register tmp1, Register tmp2, Register tmp3,
7642                                        XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7643                                        Register tmp4, Register tmp5,
7644                                        Register n_tmp6) {
7645   Label L_processPartitions;
7646   Label L_processPartition;
7647   Label L_exit;
7648 
7649   bind(L_processPartitions);
7650   cmpl(in_out1, 3 * size);
7651   jcc(Assembler::less, L_exit);
7652     xorl(tmp1, tmp1);
7653     xorl(tmp2, tmp2);
7654     movl(tmp3, in_out2);
7655     addl(tmp3, size);
7656 
7657     bind(L_processPartition);
7658       crc32(in_out3, Address(in_out2, 0), 4);
7659       crc32(tmp1, Address(in_out2, size), 4);
7660       crc32(tmp2, Address(in_out2, size*2), 4);
7661       crc32(in_out3, Address(in_out2, 0+4), 4);
7662       crc32(tmp1, Address(in_out2, size+4), 4);
7663       crc32(tmp2, Address(in_out2, size*2+4), 4);
7664       addl(in_out2, 8);
7665       cmpl(in_out2, tmp3);
7666       jcc(Assembler::less, L_processPartition);
7667 
7668         push(tmp3);
7669         push(in_out1);
7670         push(in_out2);
7671         tmp4 = tmp3;
7672         tmp5 = in_out1;
7673         n_tmp6 = in_out2;
7674 
7675       crc32c_rec_alt2(const_or_pre_comp_const_index_u1, const_or_pre_comp_const_index_u2, is_pclmulqdq_supported, in_out3, tmp1, tmp2,
7676             w_xtmp1, w_xtmp2, w_xtmp3,
7677             tmp4, tmp5,
7678             n_tmp6);
7679 
7680         pop(in_out2);
7681         pop(in_out1);
7682         pop(tmp3);
7683 
7684     addl(in_out2, 2 * size);
7685     subl(in_out1, 3 * size);
7686     jmp(L_processPartitions);
7687 
7688   bind(L_exit);
7689 }
7690 #endif //LP64
7691 
7692 #ifdef _LP64
7693 // Algorithm 2: Pipelined usage of the CRC32 instruction.
7694 // Input: A buffer I of L bytes.
7695 // Output: the CRC32C value of the buffer.
7696 // Notations:
7697 // Write L = 24N + r, with N = floor (L/24).
7698 // r = L mod 24 (0 &lt;= r &lt; 24).
7699 // Consider I as the concatenation of A|B|C|R, where A, B, C, each,
7700 // N quadwords, and R consists of r bytes.
7701 // A[j] = I [8j+7:8j], j= 0, 1, ..., N-1
7702 // B[j] = I [N + 8j+7:N + 8j], j= 0, 1, ..., N-1
7703 // C[j] = I [2N + 8j+7:2N + 8j], j= 0, 1, ..., N-1
7704 // if r &gt; 0 R[j] = I [3N +j], j= 0, 1, ...,r-1
7705 void MacroAssembler::crc32c_ipl_alg2_alt2(Register in_out, Register in1, Register in2,
7706                                           Register tmp1, Register tmp2, Register tmp3,
7707                                           Register tmp4, Register tmp5, Register tmp6,
7708                                           XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7709                                           bool is_pclmulqdq_supported) {
7710   uint32_t const_or_pre_comp_const_index[CRC32C_NUM_PRECOMPUTED_CONSTANTS];
7711   Label L_wordByWord;
7712   Label L_byteByByteProlog;
7713   Label L_byteByByte;
7714   Label L_exit;
7715 
7716   if (is_pclmulqdq_supported ) {
7717     const_or_pre_comp_const_index[1] = *(uint32_t *)StubRoutines::_crc32c_table_addr;
7718     const_or_pre_comp_const_index[0] = *((uint32_t *)StubRoutines::_crc32c_table_addr+1);
7719 
7720     const_or_pre_comp_const_index[3] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 2);
7721     const_or_pre_comp_const_index[2] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 3);
7722 
7723     const_or_pre_comp_const_index[5] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 4);
7724     const_or_pre_comp_const_index[4] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 5);
7725     assert((CRC32C_NUM_PRECOMPUTED_CONSTANTS - 1 ) == 5, &quot;Checking whether you declared all of the constants based on the number of \&quot;chunks\&quot;&quot;);
7726   } else {
7727     const_or_pre_comp_const_index[0] = 1;
7728     const_or_pre_comp_const_index[1] = 0;
7729 
7730     const_or_pre_comp_const_index[2] = 3;
7731     const_or_pre_comp_const_index[3] = 2;
7732 
7733     const_or_pre_comp_const_index[4] = 5;
7734     const_or_pre_comp_const_index[5] = 4;
7735    }
7736   crc32c_proc_chunk(CRC32C_HIGH, const_or_pre_comp_const_index[0], const_or_pre_comp_const_index[1], is_pclmulqdq_supported,
7737                     in2, in1, in_out,
7738                     tmp1, tmp2, tmp3,
7739                     w_xtmp1, w_xtmp2, w_xtmp3,
7740                     tmp4, tmp5,
7741                     tmp6);
7742   crc32c_proc_chunk(CRC32C_MIDDLE, const_or_pre_comp_const_index[2], const_or_pre_comp_const_index[3], is_pclmulqdq_supported,
7743                     in2, in1, in_out,
7744                     tmp1, tmp2, tmp3,
7745                     w_xtmp1, w_xtmp2, w_xtmp3,
7746                     tmp4, tmp5,
7747                     tmp6);
7748   crc32c_proc_chunk(CRC32C_LOW, const_or_pre_comp_const_index[4], const_or_pre_comp_const_index[5], is_pclmulqdq_supported,
7749                     in2, in1, in_out,
7750                     tmp1, tmp2, tmp3,
7751                     w_xtmp1, w_xtmp2, w_xtmp3,
7752                     tmp4, tmp5,
7753                     tmp6);
7754   movl(tmp1, in2);
7755   andl(tmp1, 0x00000007);
7756   negl(tmp1);
7757   addl(tmp1, in2);
7758   addq(tmp1, in1);
7759 
7760   BIND(L_wordByWord);
7761   cmpq(in1, tmp1);
7762   jcc(Assembler::greaterEqual, L_byteByByteProlog);
7763     crc32(in_out, Address(in1, 0), 4);
7764     addq(in1, 4);
7765     jmp(L_wordByWord);
7766 
7767   BIND(L_byteByByteProlog);
7768   andl(in2, 0x00000007);
7769   movl(tmp2, 1);
7770 
7771   BIND(L_byteByByte);
7772   cmpl(tmp2, in2);
7773   jccb(Assembler::greater, L_exit);
7774     crc32(in_out, Address(in1, 0), 1);
7775     incq(in1);
7776     incl(tmp2);
7777     jmp(L_byteByByte);
7778 
7779   BIND(L_exit);
7780 }
7781 #else
7782 void MacroAssembler::crc32c_ipl_alg2_alt2(Register in_out, Register in1, Register in2,
7783                                           Register tmp1, Register  tmp2, Register tmp3,
7784                                           Register tmp4, Register  tmp5, Register tmp6,
7785                                           XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
7786                                           bool is_pclmulqdq_supported) {
7787   uint32_t const_or_pre_comp_const_index[CRC32C_NUM_PRECOMPUTED_CONSTANTS];
7788   Label L_wordByWord;
7789   Label L_byteByByteProlog;
7790   Label L_byteByByte;
7791   Label L_exit;
7792 
7793   if (is_pclmulqdq_supported) {
7794     const_or_pre_comp_const_index[1] = *(uint32_t *)StubRoutines::_crc32c_table_addr;
7795     const_or_pre_comp_const_index[0] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 1);
7796 
7797     const_or_pre_comp_const_index[3] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 2);
7798     const_or_pre_comp_const_index[2] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 3);
7799 
7800     const_or_pre_comp_const_index[5] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 4);
7801     const_or_pre_comp_const_index[4] = *((uint32_t *)StubRoutines::_crc32c_table_addr + 5);
7802   } else {
7803     const_or_pre_comp_const_index[0] = 1;
7804     const_or_pre_comp_const_index[1] = 0;
7805 
7806     const_or_pre_comp_const_index[2] = 3;
7807     const_or_pre_comp_const_index[3] = 2;
7808 
7809     const_or_pre_comp_const_index[4] = 5;
7810     const_or_pre_comp_const_index[5] = 4;
7811   }
7812   crc32c_proc_chunk(CRC32C_HIGH, const_or_pre_comp_const_index[0], const_or_pre_comp_const_index[1], is_pclmulqdq_supported,
7813                     in2, in1, in_out,
7814                     tmp1, tmp2, tmp3,
7815                     w_xtmp1, w_xtmp2, w_xtmp3,
7816                     tmp4, tmp5,
7817                     tmp6);
7818   crc32c_proc_chunk(CRC32C_MIDDLE, const_or_pre_comp_const_index[2], const_or_pre_comp_const_index[3], is_pclmulqdq_supported,
7819                     in2, in1, in_out,
7820                     tmp1, tmp2, tmp3,
7821                     w_xtmp1, w_xtmp2, w_xtmp3,
7822                     tmp4, tmp5,
7823                     tmp6);
7824   crc32c_proc_chunk(CRC32C_LOW, const_or_pre_comp_const_index[4], const_or_pre_comp_const_index[5], is_pclmulqdq_supported,
7825                     in2, in1, in_out,
7826                     tmp1, tmp2, tmp3,
7827                     w_xtmp1, w_xtmp2, w_xtmp3,
7828                     tmp4, tmp5,
7829                     tmp6);
7830   movl(tmp1, in2);
7831   andl(tmp1, 0x00000007);
7832   negl(tmp1);
7833   addl(tmp1, in2);
7834   addl(tmp1, in1);
7835 
7836   BIND(L_wordByWord);
7837   cmpl(in1, tmp1);
7838   jcc(Assembler::greaterEqual, L_byteByByteProlog);
7839     crc32(in_out, Address(in1,0), 4);
7840     addl(in1, 4);
7841     jmp(L_wordByWord);
7842 
7843   BIND(L_byteByByteProlog);
7844   andl(in2, 0x00000007);
7845   movl(tmp2, 1);
7846 
7847   BIND(L_byteByByte);
7848   cmpl(tmp2, in2);
7849   jccb(Assembler::greater, L_exit);
7850     movb(tmp1, Address(in1, 0));
7851     crc32(in_out, tmp1, 1);
7852     incl(in1);
7853     incl(tmp2);
7854     jmp(L_byteByByte);
7855 
7856   BIND(L_exit);
7857 }
7858 #endif // LP64
7859 #undef BIND
7860 #undef BLOCK_COMMENT
7861 
7862 // Compress char[] array to byte[].
7863 //   ..\jdk\src\java.base\share\classes\java\lang\StringUTF16.java
7864 //   @HotSpotIntrinsicCandidate
7865 //   private static int compress(char[] src, int srcOff, byte[] dst, int dstOff, int len) {
7866 //     for (int i = 0; i &lt; len; i++) {
7867 //       int c = src[srcOff++];
7868 //       if (c &gt;&gt;&gt; 8 != 0) {
7869 //         return 0;
7870 //       }
7871 //       dst[dstOff++] = (byte)c;
7872 //     }
7873 //     return len;
7874 //   }
7875 void MacroAssembler::char_array_compress(Register src, Register dst, Register len,
7876   XMMRegister tmp1Reg, XMMRegister tmp2Reg,
7877   XMMRegister tmp3Reg, XMMRegister tmp4Reg,
7878   Register tmp5, Register result) {
7879   Label copy_chars_loop, return_length, return_zero, done;
7880 
7881   // rsi: src
7882   // rdi: dst
7883   // rdx: len
7884   // rcx: tmp5
7885   // rax: result
7886 
7887   // rsi holds start addr of source char[] to be compressed
7888   // rdi holds start addr of destination byte[]
7889   // rdx holds length
7890 
7891   assert(len != result, &quot;&quot;);
7892 
7893   // save length for return
7894   push(len);
7895 
7896   if ((AVX3Threshold == 0) &amp;&amp; (UseAVX &gt; 2) &amp;&amp; // AVX512
7897     VM_Version::supports_avx512vlbw() &amp;&amp;
7898     VM_Version::supports_bmi2()) {
7899 
7900     Label copy_32_loop, copy_loop_tail, below_threshold;
7901 
7902     // alignment
7903     Label post_alignment;
7904 
7905     // if length of the string is less than 16, handle it in an old fashioned way
7906     testl(len, -32);
7907     jcc(Assembler::zero, below_threshold);
7908 
7909     // First check whether a character is compressable ( &lt;= 0xFF).
7910     // Create mask to test for Unicode chars inside zmm vector
7911     movl(result, 0x00FF);
7912     evpbroadcastw(tmp2Reg, result, Assembler::AVX_512bit);
7913 
7914     testl(len, -64);
7915     jcc(Assembler::zero, post_alignment);
7916 
7917     movl(tmp5, dst);
7918     andl(tmp5, (32 - 1));
7919     negl(tmp5);
7920     andl(tmp5, (32 - 1));
7921 
7922     // bail out when there is nothing to be done
7923     testl(tmp5, 0xFFFFFFFF);
7924     jcc(Assembler::zero, post_alignment);
7925 
7926     // ~(~0 &lt;&lt; len), where len is the # of remaining elements to process
7927     movl(result, 0xFFFFFFFF);
7928     shlxl(result, result, tmp5);
7929     notl(result);
7930     kmovdl(k3, result);
7931 
7932     evmovdquw(tmp1Reg, k3, Address(src, 0), Assembler::AVX_512bit);
7933     evpcmpuw(k2, k3, tmp1Reg, tmp2Reg, Assembler::le, Assembler::AVX_512bit);
7934     ktestd(k2, k3);
7935     jcc(Assembler::carryClear, return_zero);
7936 
7937     evpmovwb(Address(dst, 0), k3, tmp1Reg, Assembler::AVX_512bit);
7938 
7939     addptr(src, tmp5);
7940     addptr(src, tmp5);
7941     addptr(dst, tmp5);
7942     subl(len, tmp5);
7943 
7944     bind(post_alignment);
7945     // end of alignment
7946 
7947     movl(tmp5, len);
7948     andl(tmp5, (32 - 1));    // tail count (in chars)
7949     andl(len, ~(32 - 1));    // vector count (in chars)
7950     jcc(Assembler::zero, copy_loop_tail);
7951 
7952     lea(src, Address(src, len, Address::times_2));
7953     lea(dst, Address(dst, len, Address::times_1));
7954     negptr(len);
7955 
7956     bind(copy_32_loop);
7957     evmovdquw(tmp1Reg, Address(src, len, Address::times_2), Assembler::AVX_512bit);
7958     evpcmpuw(k2, tmp1Reg, tmp2Reg, Assembler::le, Assembler::AVX_512bit);
7959     kortestdl(k2, k2);
7960     jcc(Assembler::carryClear, return_zero);
7961 
7962     // All elements in current processed chunk are valid candidates for
7963     // compression. Write a truncated byte elements to the memory.
7964     evpmovwb(Address(dst, len, Address::times_1), tmp1Reg, Assembler::AVX_512bit);
7965     addptr(len, 32);
7966     jcc(Assembler::notZero, copy_32_loop);
7967 
7968     bind(copy_loop_tail);
7969     // bail out when there is nothing to be done
7970     testl(tmp5, 0xFFFFFFFF);
7971     jcc(Assembler::zero, return_length);
7972 
7973     movl(len, tmp5);
7974 
7975     // ~(~0 &lt;&lt; len), where len is the # of remaining elements to process
7976     movl(result, 0xFFFFFFFF);
7977     shlxl(result, result, len);
7978     notl(result);
7979 
7980     kmovdl(k3, result);
7981 
7982     evmovdquw(tmp1Reg, k3, Address(src, 0), Assembler::AVX_512bit);
7983     evpcmpuw(k2, k3, tmp1Reg, tmp2Reg, Assembler::le, Assembler::AVX_512bit);
7984     ktestd(k2, k3);
7985     jcc(Assembler::carryClear, return_zero);
7986 
7987     evpmovwb(Address(dst, 0), k3, tmp1Reg, Assembler::AVX_512bit);
7988     jmp(return_length);
7989 
7990     bind(below_threshold);
7991   }
7992 
7993   if (UseSSE42Intrinsics) {
7994     Label copy_32_loop, copy_16, copy_tail;
7995 
7996     movl(result, len);
7997 
7998     movl(tmp5, 0xff00ff00);   // create mask to test for Unicode chars in vectors
7999 
8000     // vectored compression
8001     andl(len, 0xfffffff0);    // vector count (in chars)
8002     andl(result, 0x0000000f);    // tail count (in chars)
8003     testl(len, len);
8004     jcc(Assembler::zero, copy_16);
8005 
8006     // compress 16 chars per iter
8007     movdl(tmp1Reg, tmp5);
8008     pshufd(tmp1Reg, tmp1Reg, 0);   // store Unicode mask in tmp1Reg
8009     pxor(tmp4Reg, tmp4Reg);
8010 
8011     lea(src, Address(src, len, Address::times_2));
8012     lea(dst, Address(dst, len, Address::times_1));
8013     negptr(len);
8014 
8015     bind(copy_32_loop);
8016     movdqu(tmp2Reg, Address(src, len, Address::times_2));     // load 1st 8 characters
8017     por(tmp4Reg, tmp2Reg);
8018     movdqu(tmp3Reg, Address(src, len, Address::times_2, 16)); // load next 8 characters
8019     por(tmp4Reg, tmp3Reg);
8020     ptest(tmp4Reg, tmp1Reg);       // check for Unicode chars in next vector
8021     jcc(Assembler::notZero, return_zero);
8022     packuswb(tmp2Reg, tmp3Reg);    // only ASCII chars; compress each to 1 byte
8023     movdqu(Address(dst, len, Address::times_1), tmp2Reg);
8024     addptr(len, 16);
8025     jcc(Assembler::notZero, copy_32_loop);
8026 
8027     // compress next vector of 8 chars (if any)
8028     bind(copy_16);
8029     movl(len, result);
8030     andl(len, 0xfffffff8);    // vector count (in chars)
8031     andl(result, 0x00000007);    // tail count (in chars)
8032     testl(len, len);
8033     jccb(Assembler::zero, copy_tail);
8034 
8035     movdl(tmp1Reg, tmp5);
8036     pshufd(tmp1Reg, tmp1Reg, 0);   // store Unicode mask in tmp1Reg
8037     pxor(tmp3Reg, tmp3Reg);
8038 
8039     movdqu(tmp2Reg, Address(src, 0));
8040     ptest(tmp2Reg, tmp1Reg);       // check for Unicode chars in vector
8041     jccb(Assembler::notZero, return_zero);
8042     packuswb(tmp2Reg, tmp3Reg);    // only LATIN1 chars; compress each to 1 byte
8043     movq(Address(dst, 0), tmp2Reg);
8044     addptr(src, 16);
8045     addptr(dst, 8);
8046 
8047     bind(copy_tail);
8048     movl(len, result);
8049   }
8050   // compress 1 char per iter
8051   testl(len, len);
8052   jccb(Assembler::zero, return_length);
8053   lea(src, Address(src, len, Address::times_2));
8054   lea(dst, Address(dst, len, Address::times_1));
8055   negptr(len);
8056 
8057   bind(copy_chars_loop);
8058   load_unsigned_short(result, Address(src, len, Address::times_2));
8059   testl(result, 0xff00);      // check if Unicode char
8060   jccb(Assembler::notZero, return_zero);
8061   movb(Address(dst, len, Address::times_1), result);  // ASCII char; compress to 1 byte
8062   increment(len);
8063   jcc(Assembler::notZero, copy_chars_loop);
8064 
8065   // if compression succeeded, return length
8066   bind(return_length);
8067   pop(result);
8068   jmpb(done);
8069 
8070   // if compression failed, return 0
8071   bind(return_zero);
8072   xorl(result, result);
8073   addptr(rsp, wordSize);
8074 
8075   bind(done);
8076 }
8077 
8078 // Inflate byte[] array to char[].
8079 //   ..\jdk\src\java.base\share\classes\java\lang\StringLatin1.java
8080 //   @HotSpotIntrinsicCandidate
8081 //   private static void inflate(byte[] src, int srcOff, char[] dst, int dstOff, int len) {
8082 //     for (int i = 0; i &lt; len; i++) {
8083 //       dst[dstOff++] = (char)(src[srcOff++] &amp; 0xff);
8084 //     }
8085 //   }
8086 void MacroAssembler::byte_array_inflate(Register src, Register dst, Register len,
8087   XMMRegister tmp1, Register tmp2) {
8088   Label copy_chars_loop, done, below_threshold, avx3_threshold;
8089   // rsi: src
8090   // rdi: dst
8091   // rdx: len
8092   // rcx: tmp2
8093 
8094   // rsi holds start addr of source byte[] to be inflated
8095   // rdi holds start addr of destination char[]
8096   // rdx holds length
8097   assert_different_registers(src, dst, len, tmp2);
8098   movl(tmp2, len);
8099   if ((UseAVX &gt; 2) &amp;&amp; // AVX512
8100     VM_Version::supports_avx512vlbw() &amp;&amp;
8101     VM_Version::supports_bmi2()) {
8102 
8103     Label copy_32_loop, copy_tail;
8104     Register tmp3_aliased = len;
8105 
8106     // if length of the string is less than 16, handle it in an old fashioned way
8107     testl(len, -16);
8108     jcc(Assembler::zero, below_threshold);
8109 
8110     testl(len, -1 * AVX3Threshold);
8111     jcc(Assembler::zero, avx3_threshold);
8112 
8113     // In order to use only one arithmetic operation for the main loop we use
8114     // this pre-calculation
8115     andl(tmp2, (32 - 1)); // tail count (in chars), 32 element wide loop
8116     andl(len, -32);     // vector count
8117     jccb(Assembler::zero, copy_tail);
8118 
8119     lea(src, Address(src, len, Address::times_1));
8120     lea(dst, Address(dst, len, Address::times_2));
8121     negptr(len);
8122 
8123 
8124     // inflate 32 chars per iter
8125     bind(copy_32_loop);
8126     vpmovzxbw(tmp1, Address(src, len, Address::times_1), Assembler::AVX_512bit);
8127     evmovdquw(Address(dst, len, Address::times_2), tmp1, Assembler::AVX_512bit);
8128     addptr(len, 32);
8129     jcc(Assembler::notZero, copy_32_loop);
8130 
8131     bind(copy_tail);
8132     // bail out when there is nothing to be done
8133     testl(tmp2, -1); // we don&#39;t destroy the contents of tmp2 here
8134     jcc(Assembler::zero, done);
8135 
8136     // ~(~0 &lt;&lt; length), where length is the # of remaining elements to process
8137     movl(tmp3_aliased, -1);
8138     shlxl(tmp3_aliased, tmp3_aliased, tmp2);
8139     notl(tmp3_aliased);
8140     kmovdl(k2, tmp3_aliased);
8141     evpmovzxbw(tmp1, k2, Address(src, 0), Assembler::AVX_512bit);
8142     evmovdquw(Address(dst, 0), k2, tmp1, Assembler::AVX_512bit);
8143 
8144     jmp(done);
8145     bind(avx3_threshold);
8146   }
8147   if (UseSSE42Intrinsics) {
8148     Label copy_16_loop, copy_8_loop, copy_bytes, copy_new_tail, copy_tail;
8149 
8150     if (UseAVX &gt; 1) {
8151       andl(tmp2, (16 - 1));
8152       andl(len, -16);
8153       jccb(Assembler::zero, copy_new_tail);
8154     } else {
8155       andl(tmp2, 0x00000007);   // tail count (in chars)
8156       andl(len, 0xfffffff8);    // vector count (in chars)
8157       jccb(Assembler::zero, copy_tail);
8158     }
8159 
8160     // vectored inflation
8161     lea(src, Address(src, len, Address::times_1));
8162     lea(dst, Address(dst, len, Address::times_2));
8163     negptr(len);
8164 
8165     if (UseAVX &gt; 1) {
8166       bind(copy_16_loop);
8167       vpmovzxbw(tmp1, Address(src, len, Address::times_1), Assembler::AVX_256bit);
8168       vmovdqu(Address(dst, len, Address::times_2), tmp1);
8169       addptr(len, 16);
8170       jcc(Assembler::notZero, copy_16_loop);
8171 
8172       bind(below_threshold);
8173       bind(copy_new_tail);
8174       movl(len, tmp2);
8175       andl(tmp2, 0x00000007);
8176       andl(len, 0xFFFFFFF8);
8177       jccb(Assembler::zero, copy_tail);
8178 
8179       pmovzxbw(tmp1, Address(src, 0));
8180       movdqu(Address(dst, 0), tmp1);
8181       addptr(src, 8);
8182       addptr(dst, 2 * 8);
8183 
8184       jmp(copy_tail, true);
8185     }
8186 
8187     // inflate 8 chars per iter
8188     bind(copy_8_loop);
8189     pmovzxbw(tmp1, Address(src, len, Address::times_1));  // unpack to 8 words
8190     movdqu(Address(dst, len, Address::times_2), tmp1);
8191     addptr(len, 8);
8192     jcc(Assembler::notZero, copy_8_loop);
8193 
8194     bind(copy_tail);
8195     movl(len, tmp2);
8196 
8197     cmpl(len, 4);
8198     jccb(Assembler::less, copy_bytes);
8199 
8200     movdl(tmp1, Address(src, 0));  // load 4 byte chars
8201     pmovzxbw(tmp1, tmp1);
8202     movq(Address(dst, 0), tmp1);
8203     subptr(len, 4);
8204     addptr(src, 4);
8205     addptr(dst, 8);
8206 
8207     bind(copy_bytes);
8208   } else {
8209     bind(below_threshold);
8210   }
8211 
8212   testl(len, len);
8213   jccb(Assembler::zero, done);
8214   lea(src, Address(src, len, Address::times_1));
8215   lea(dst, Address(dst, len, Address::times_2));
8216   negptr(len);
8217 
8218   // inflate 1 char per iter
8219   bind(copy_chars_loop);
8220   load_unsigned_byte(tmp2, Address(src, len, Address::times_1));  // load byte char
8221   movw(Address(dst, len, Address::times_2), tmp2);  // inflate byte char to word
8222   increment(len);
8223   jcc(Assembler::notZero, copy_chars_loop);
8224 
8225   bind(done);
8226 }
8227 
8228 #ifdef _LP64
8229 void MacroAssembler::convert_f2i(Register dst, XMMRegister src) {
8230   Label done;
8231   cvttss2sil(dst, src);
8232   // Conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
8233   cmpl(dst, 0x80000000); // float_sign_flip
8234   jccb(Assembler::notEqual, done);
8235   subptr(rsp, 8);
8236   movflt(Address(rsp, 0), src);
8237   call(RuntimeAddress(CAST_FROM_FN_PTR(address, StubRoutines::x86::f2i_fixup())));
8238   pop(dst);
8239   bind(done);
8240 }
8241 
8242 void MacroAssembler::convert_d2i(Register dst, XMMRegister src) {
8243   Label done;
8244   cvttsd2sil(dst, src);
8245   // Conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
8246   cmpl(dst, 0x80000000); // float_sign_flip
8247   jccb(Assembler::notEqual, done);
8248   subptr(rsp, 8);
8249   movdbl(Address(rsp, 0), src);
8250   call(RuntimeAddress(CAST_FROM_FN_PTR(address, StubRoutines::x86::d2i_fixup())));
8251   pop(dst);
8252   bind(done);
8253 }
8254 
8255 void MacroAssembler::convert_f2l(Register dst, XMMRegister src) {
8256   Label done;
8257   cvttss2siq(dst, src);
8258   cmp64(dst, ExternalAddress((address) StubRoutines::x86::double_sign_flip()));
8259   jccb(Assembler::notEqual, done);
8260   subptr(rsp, 8);
8261   movflt(Address(rsp, 0), src);
8262   call(RuntimeAddress(CAST_FROM_FN_PTR(address, StubRoutines::x86::f2l_fixup())));
8263   pop(dst);
8264   bind(done);
8265 }
8266 
8267 void MacroAssembler::convert_d2l(Register dst, XMMRegister src) {
8268   Label done;
8269   cvttsd2siq(dst, src);
8270   cmp64(dst, ExternalAddress((address) StubRoutines::x86::double_sign_flip()));
8271   jccb(Assembler::notEqual, done);
8272   subptr(rsp, 8);
8273   movdbl(Address(rsp, 0), src);
8274   call(RuntimeAddress(CAST_FROM_FN_PTR(address, StubRoutines::x86::d2l_fixup())));
8275   pop(dst);
8276   bind(done);
8277 }
8278 
8279 void MacroAssembler::cache_wb(Address line)
8280 {
8281   // 64 bit cpus always support clflush
8282   assert(VM_Version::supports_clflush(), &quot;clflush should be available&quot;);
8283   bool optimized = VM_Version::supports_clflushopt();
8284   bool no_evict = VM_Version::supports_clwb();
8285 
8286   // prefer clwb (writeback without evict) otherwise
8287   // prefer clflushopt (potentially parallel writeback with evict)
8288   // otherwise fallback on clflush (serial writeback with evict)
8289 
8290   if (optimized) {
8291     if (no_evict) {
8292       clwb(line);
8293     } else {
8294       clflushopt(line);
8295     }
8296   } else {
8297     // no need for fence when using CLFLUSH
8298     clflush(line);
8299   }
8300 }
8301 
8302 void MacroAssembler::cache_wbsync(bool is_pre)
8303 {
8304   assert(VM_Version::supports_clflush(), &quot;clflush should be available&quot;);
8305   bool optimized = VM_Version::supports_clflushopt();
8306   bool no_evict = VM_Version::supports_clwb();
8307 
8308   // pick the correct implementation
8309 
8310   if (!is_pre &amp;&amp; (optimized || no_evict)) {
8311     // need an sfence for post flush when using clflushopt or clwb
8312     // otherwise no no need for any synchroniaztion
8313 
8314     sfence();
8315   }
8316 }
8317 #endif // _LP64
8318 
8319 Assembler::Condition MacroAssembler::negate_condition(Assembler::Condition cond) {
8320   switch (cond) {
8321     // Note some conditions are synonyms for others
8322     case Assembler::zero:         return Assembler::notZero;
8323     case Assembler::notZero:      return Assembler::zero;
8324     case Assembler::less:         return Assembler::greaterEqual;
8325     case Assembler::lessEqual:    return Assembler::greater;
8326     case Assembler::greater:      return Assembler::lessEqual;
8327     case Assembler::greaterEqual: return Assembler::less;
8328     case Assembler::below:        return Assembler::aboveEqual;
8329     case Assembler::belowEqual:   return Assembler::above;
8330     case Assembler::above:        return Assembler::belowEqual;
8331     case Assembler::aboveEqual:   return Assembler::below;
8332     case Assembler::overflow:     return Assembler::noOverflow;
8333     case Assembler::noOverflow:   return Assembler::overflow;
8334     case Assembler::negative:     return Assembler::positive;
8335     case Assembler::positive:     return Assembler::negative;
8336     case Assembler::parity:       return Assembler::noParity;
8337     case Assembler::noParity:     return Assembler::parity;
8338   }
8339   ShouldNotReachHere(); return Assembler::overflow;
8340 }
8341 
8342 SkipIfEqual::SkipIfEqual(
8343     MacroAssembler* masm, const bool* flag_addr, bool value) {
8344   _masm = masm;
8345   _masm-&gt;cmp8(ExternalAddress((address)flag_addr), value);
8346   _masm-&gt;jcc(Assembler::equal, _label);
8347 }
8348 
8349 SkipIfEqual::~SkipIfEqual() {
8350   _masm-&gt;bind(_label);
8351 }
8352 
8353 // 32-bit Windows has its own fast-path implementation
8354 // of get_thread
8355 #if !defined(WIN32) || defined(_LP64)
8356 
8357 // This is simply a call to Thread::current()
8358 void MacroAssembler::get_thread(Register thread) {
8359   if (thread != rax) {
8360     push(rax);
8361   }
8362   LP64_ONLY(push(rdi);)
8363   LP64_ONLY(push(rsi);)
8364   push(rdx);
8365   push(rcx);
8366 #ifdef _LP64
8367   push(r8);
8368   push(r9);
8369   push(r10);
8370   push(r11);
8371 #endif
8372 
8373   MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, Thread::current), 0);
8374 
8375 #ifdef _LP64
8376   pop(r11);
8377   pop(r10);
8378   pop(r9);
8379   pop(r8);
8380 #endif
8381   pop(rcx);
8382   pop(rdx);
8383   LP64_ONLY(pop(rsi);)
8384   LP64_ONLY(pop(rdi);)
8385   if (thread != rax) {
8386     mov(thread, rax);
8387     pop(rax);
8388   }
8389 }
8390 
8391 #endif // !WIN32 || _LP64
<a name="7" id="anc7"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="7" type="hidden" />
</body>
</html>