{"Source Block": ["oh/elink/dv/elink_e16_model.v@3929:3939@HdlStmAssign", "                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];\n\n   assign next_write_tlc  = traninfo2_tlc[1];\n   assign next_access_tlc = traninfo2_tlc[0];\n\n   //#####################################\n   //# FIFO Write State Machine\n   //#####################################\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3930:3940", "                                      traninfo2_tlc[2*LW-1:4]};\n\n   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];\n\n   assign next_write_tlc  = traninfo2_tlc[1];\n   assign next_access_tlc = traninfo2_tlc[0];\n\n   //#####################################\n   //# FIFO Write State Machine\n   //#####################################\n\n"], ["oh/elink/dv/elink_e16_model.v@3927:3937", "\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];\n\n   assign next_write_tlc  = traninfo2_tlc[1];\n   assign next_access_tlc = traninfo2_tlc[0];\n\n   //#####################################\n"]], "Diff Content": {"Delete": [[3934, "   assign next_write_tlc  = traninfo2_tlc[1];\n"]], "Add": []}}