// Seed: 752620778
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3
    , id_35,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13
    , id_36,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input uwire id_18,
    input wire id_19,
    input tri id_20,
    input wor id_21,
    input tri1 id_22,
    output supply0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    output wand id_26,
    output tri1 id_27,
    input wand id_28,
    input tri0 id_29,
    input wand id_30,
    input tri id_31,
    input wire id_32,
    output uwire id_33
);
  wire  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5
);
  always_ff @(posedge -1 or posedge id_2(id_4));
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_5,
      id_5,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4,
      id_5,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_1
  );
endmodule
