{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731584010765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731584010774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 06:33:30 2024 " "Processing started: Thu Nov 14 06:33:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731584010774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584010774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rfid -c rfid " "Command: quartus_map --read_settings_files=on --write_settings_files=off rfid -c rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584010774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731584011414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731584011414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(26) " "Verilog HDL information at spi.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731584021225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(91) " "Verilog HDL information at spi.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731584021228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584021232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021232 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting an identifier (\"reg\" is a reserved keyword ) rfid.v(72) " "Verilog HDL syntax error at rfid.v(72) near text: \"reg\";  expecting an identifier (\"reg\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1731584021244 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rfid_writeReg rfid.v(61) " "Ignored design unit \"rfid_writeReg\" at rfid.v(61) due to previous errors" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 61 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1731584021245 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rfid_obtainUID rfid.v(134) " "Ignored design unit \"rfid_obtainUID\" at rfid.v(134) due to previous errors" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1731584021246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid.v 0 0 " "Found 0 design units, including 0 entities, in source file rfid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid_formatregaddr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid_formatregaddr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid_formatRegAddr_tb " "Found entity 1: rfid_formatRegAddr_tb" {  } { { "rfid_formatRegAddr_tb.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid_formatRegAddr_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584021261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid_writereg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid_writereg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid_writeReg_tb " "Found entity 1: rfid_writeReg_tb" {  } { { "rfid_writeReg_tb.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid_writeReg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584021274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/output_files/rfid.map.smsg " "Generated suppressed messages file C:/Github/FPGAEntryBurglarAlarmSystem/RFID/output_files/rfid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731584021369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 14 06:33:41 2024 " "Processing ended: Thu Nov 14 06:33:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731584021369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731584021369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731584021369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584021369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584022021 ""}
