Source Block: hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@109:126@HdlStmProcess
//------------------------------------------------------------------------------
// Read address counter
//------------------------------------------------------------------------------

assign m_axis_read_s = m_axis_ready && m_axis_valid && ~m_axis_empty;
always @(posedge m_axis_aclk)
begin
  if (!m_axis_aresetn)
    m_axis_raddr_reg <= 'h0;
  else
    if (m_axis_read_s)
      m_axis_raddr_reg <= m_axis_raddr_reg + 1'b1;
end

//------------------------------------------------------------------------------
// Output assignments
//------------------------------------------------------------------------------


Diff Content:
- 114 always @(posedge m_axis_aclk)
- 115 begin
- 116   if (!m_axis_aresetn)
- 117     m_axis_raddr_reg <= 'h0;
- 118   else
- 119     if (m_axis_read_s)
- 120       m_axis_raddr_reg <= m_axis_raddr_reg + 1'b1;
- 121 end

Clone Blocks:
