<stg><name>hls_SpatialTemporalD</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="32">
<![CDATA[
entry:0  %deriv_window_2_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="32">
<![CDATA[
entry:1  %deriv_window_22_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_22_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="32">
<![CDATA[
entry:2  %deriv_window_7_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_7_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="32">
<![CDATA[
entry:3  %deriv_window_10_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_10_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="32">
<![CDATA[
entry:4  %deriv_window_11_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_11_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
entry:5  %deriv_window_12_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_12_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="32">
<![CDATA[
entry:6  %deriv_window_17_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_17_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="32">
<![CDATA[
entry:7  %deriv_window_23_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_23_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="32">
<![CDATA[
entry:8  %deriv_window_3_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_3_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="32">
<![CDATA[
entry:9  %deriv_window_8_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_8_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="32">
<![CDATA[
entry:10  %deriv_window_13_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_13_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="32">
<![CDATA[
entry:11  %deriv_window_18_V = alloca i24

]]></Node>
<StgValue><ssdm name="deriv_window_18_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19  %height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20  %width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:22  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %height_out, i16 %height_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:24  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %width_out, i16 %width_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i13* %out_It_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i13* %out_Iy_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i13* %out_Ix_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i12* %inp2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i12* %inp1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str136, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str140, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i16* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i16* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
entry:25  %tmp_cast_i = zext i16 %height_read to i17

]]></Node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26  %tmp_43_i = add i17 %tmp_cast_i, 2

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
entry:27  %tmp_44_cast_i = zext i16 %width_read to i17

]]></Node>
<StgValue><ssdm name="tmp_44_cast_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28  %tmp_45_i = add i17 %tmp_44_cast_i, 2

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="17">
<![CDATA[
entry:29  %cast = zext i17 %tmp_43_i to i34

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="17">
<![CDATA[
entry:30  %cast1 = zext i17 %tmp_45_i to i34

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:31  %bound = mul i34 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i33 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge116.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %._crit_edge116.i ]

]]></Node>
<StgValue><ssdm name="row_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %col_i = phi i16 [ 0, %entry ], [ %col, %._crit_edge116.i ]

]]></Node>
<StgValue><ssdm name="col_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="34" op_0_bw="33">
<![CDATA[
:15  %indvar_flatten_cast = zext i33 %indvar_flatten to i34

]]></Node>
<StgValue><ssdm name="indvar_flatten_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="16">
<![CDATA[
:16  %tmp_51_cast_i = zext i16 %col_i to i17

]]></Node>
<StgValue><ssdm name="tmp_51_cast_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %tmp_52_i = icmp ult i17 %tmp_51_cast_i, %tmp_45_i

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:18  %exitcond_flatten = icmp eq i34 %indvar_flatten_cast, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:19  %indvar_flatten_next = add i33 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:2  %col_i_mid2 = select i1 %tmp_52_i, i16 %col_i, i16 0

]]></Node>
<StgValue><ssdm name="col_i_mid2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:3  %row = add i16 %row_i, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:4  %tmp_48_i_mid1 = icmp ult i16 %row, %height_read

]]></Node>
<StgValue><ssdm name="tmp_48_i_mid1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:5  %tmp_48_i = icmp ult i16 %row_i, %height_read

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:6  %tmp_48_i_mid2 = select i1 %tmp_52_i, i1 %tmp_48_i, i1 %tmp_48_i_mid1

]]></Node>
<StgValue><ssdm name="tmp_48_i_mid2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:7  %tmp_46 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.reset:8  %icmp3 = icmp ne i15 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:9  %tmp_47 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row_i, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.reset:10  %icmp4 = icmp ne i15 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:11  %tmp_50_i_mid2 = select i1 %tmp_52_i, i1 %icmp4, i1 %icmp3

]]></Node>
<StgValue><ssdm name="tmp_50_i_mid2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:12  %row_i_mid2 = select i1 %tmp_52_i, i16 %row_i, i16 %row

]]></Node>
<StgValue><ssdm name="row_i_mid2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:14  %tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:16  %tmp_53_i = icmp ult i16 %col_i_mid2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:17  br i1 %tmp_53_i, label %.preheader114.preheader.i, label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="16">
<![CDATA[
.preheader114.preheader.i:0  %tmp_54_i = zext i16 %col_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader114.preheader.i:1  %deriv_lines_buffer_V = getelementptr [480 x i24]* @deriv_lines_buffer_V_1, i64 0, i64 %tmp_54_i

]]></Node>
<StgValue><ssdm name="deriv_lines_buffer_V"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:2  %two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_0_V"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader114.preheader.i:3  %deriv_lines_buffer_V_5 = getelementptr [480 x i24]* @deriv_lines_buffer_V_2, i64 0, i64 %tmp_54_i

]]></Node>
<StgValue><ssdm name="deriv_lines_buffer_V_5"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:4  %two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_1_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader114.preheader.i:6  %deriv_lines_buffer_V_6 = getelementptr [480 x i24]* @deriv_lines_buffer_V_3, i64 0, i64 %tmp_54_i

]]></Node>
<StgValue><ssdm name="deriv_lines_buffer_V_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:7  %two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_2_V"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader114.preheader.i:9  %deriv_lines_buffer_V_7 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_54_i

]]></Node>
<StgValue><ssdm name="deriv_lines_buffer_V_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:10  %two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_3_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.i:0  %or_cond_i = and i1 %tmp_53_i, %tmp_48_i_mid2

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i:1  br i1 %or_cond_i, label %1, label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit._crit_edge.i:0  %tmp_48 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %col_i_mid2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit._crit_edge.i:1  %icmp = icmp ne i15 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge.i:2  %tmp_59_i = and i1 %tmp_50_i_mid2, %icmp

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge.i:3  %tmp_61_i = and i1 %or_cond_i, %tmp_59_i

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.i:4  br i1 %tmp_61_i, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_59_i, label %4, label %._crit_edge116.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge116.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_35_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge116.i:1  %col = add i16 %col_i_mid2, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge116.i:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24">
<![CDATA[
:3  %deriv_window_2_V_lo = load i24* %deriv_window_2_V

]]></Node>
<StgValue><ssdm name="deriv_window_2_V_lo"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24">
<![CDATA[
:4  %deriv_window_22_V_l = load i24* %deriv_window_22_V

]]></Node>
<StgValue><ssdm name="deriv_window_22_V_l"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24">
<![CDATA[
:5  %deriv_window_7_V_lo = load i24* %deriv_window_7_V

]]></Node>
<StgValue><ssdm name="deriv_window_7_V_lo"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24">
<![CDATA[
:6  %deriv_window_10_V_l = load i24* %deriv_window_10_V

]]></Node>
<StgValue><ssdm name="deriv_window_10_V_l"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24">
<![CDATA[
:7  %deriv_window_11_V_l = load i24* %deriv_window_11_V

]]></Node>
<StgValue><ssdm name="deriv_window_11_V_l"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24">
<![CDATA[
:8  %deriv_window_12_V_l = load i24* %deriv_window_12_V

]]></Node>
<StgValue><ssdm name="deriv_window_12_V_l"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24">
<![CDATA[
:9  %deriv_window_17_V_l = load i24* %deriv_window_17_V

]]></Node>
<StgValue><ssdm name="deriv_window_17_V_l"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
:10  %deriv_window_23_V_1 = load i24* %deriv_window_23_V

]]></Node>
<StgValue><ssdm name="deriv_window_23_V_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24">
<![CDATA[
:11  %deriv_window_3_V_1 = load i24* %deriv_window_3_V

]]></Node>
<StgValue><ssdm name="deriv_window_3_V_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24">
<![CDATA[
:12  %deriv_window_8_V_1 = load i24* %deriv_window_8_V

]]></Node>
<StgValue><ssdm name="deriv_window_8_V_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24">
<![CDATA[
:13  %deriv_window_13_V_1 = load i24* %deriv_window_13_V

]]></Node>
<StgValue><ssdm name="deriv_window_13_V_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24">
<![CDATA[
:14  %deriv_window_18_V_1 = load i24* %deriv_window_18_V

]]></Node>
<StgValue><ssdm name="deriv_window_18_V_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:20  store i24 %deriv_window_18_V_1, i24* %deriv_window_17_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:21  store i24 %deriv_window_13_V_1, i24* %deriv_window_12_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:22  store i24 %deriv_window_12_V_l, i24* %deriv_window_11_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:23  store i24 %deriv_window_11_V_l, i24* %deriv_window_10_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:24  store i24 %deriv_window_8_V_1, i24* %deriv_window_7_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:25  store i24 %deriv_window_23_V_1, i24* %deriv_window_22_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:26  store i24 %deriv_window_3_V_1, i24* %deriv_window_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %exitcond_flatten, label %.exit, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:2  %two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_0_V"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:4  %two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_1_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
.preheader114.preheader.i:5  store i24 %two_pixel_1_V, i24* %deriv_lines_buffer_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:7  %two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_2_V"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
.preheader114.preheader.i:8  store i24 %two_pixel_2_V, i24* %deriv_lines_buffer_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="9">
<![CDATA[
.preheader114.preheader.i:10  %two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4

]]></Node>
<StgValue><ssdm name="two_pixel_3_V"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
.preheader114.preheader.i:11  store i24 %two_pixel_3_V, i24* %deriv_lines_buffer_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader114.preheader.i:12  store i24 %two_pixel_3_V, i24* %deriv_window_18_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader114.preheader.i:13  store i24 %two_pixel_2_V, i24* %deriv_window_13_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader114.preheader.i:14  store i24 %two_pixel_1_V, i24* %deriv_window_8_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader114.preheader.i:15  store i24 %two_pixel_0_V, i24* %deriv_window_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader114.preheader.i:16  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %inp1_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp1_img_V)

]]></Node>
<StgValue><ssdm name="inp1_img_V_read"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %inp2_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp2_img_V)

]]></Node>
<StgValue><ssdm name="inp2_img_V_read"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="12" op_2_bw="12">
<![CDATA[
:2  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %inp1_img_V_read, i12 %inp2_img_V_read)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="16">
<![CDATA[
:3  %tmp_57_i = zext i16 %col_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %deriv_lines_buffer_V_8 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_57_i

]]></Node>
<StgValue><ssdm name="deriv_lines_buffer_V_8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
:5  store i24 %p_Result_s, i24* %deriv_lines_buffer_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6  store i24 %p_Result_s, i24* %deriv_window_23_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_0_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_2_V_lo, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_i_i"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_7_V_lo, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:3  %p_shl10_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_i_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="15">
<![CDATA[
:4  %p_shl10_i_cast_i = zext i15 %p_shl10_i_i to i16

]]></Node>
<StgValue><ssdm name="p_shl10_i_cast_i"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_10_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_11_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:7  %p_shl_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_i_i"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="15">
<![CDATA[
:8  %p_shl_i_cast_i = zext i15 %p_shl_i_i to i16

]]></Node>
<StgValue><ssdm name="p_shl_i_cast_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %p_Result_2_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_12_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2_2_i_i"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="24">
<![CDATA[
:10  %tmp_49 = trunc i24 %deriv_window_12_V_l to i12

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="12">
<![CDATA[
:11  %tmp_i_cast_i = zext i12 %p_Result_2_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="12">
<![CDATA[
:12  %lhs_V_2_2_i_i = zext i12 %tmp_49 to i13

]]></Node>
<StgValue><ssdm name="lhs_V_2_2_i_i"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="12">
<![CDATA[
:13  %rhs_V_2_2_i_i = zext i12 %p_Result_2_2_i_i to i13

]]></Node>
<StgValue><ssdm name="rhs_V_2_2_i_i"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %filt_out_t_V = sub i13 %lhs_V_2_2_i_i, %rhs_V_2_2_i_i

]]></Node>
<StgValue><ssdm name="filt_out_t_V"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_1, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp_24_i_i = sub i16 %tmp_i_cast_i, %p_shl_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="12">
<![CDATA[
:23  %tmp_25_i_cast_i = zext i12 %p_Result_0_2_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_25_i_cast_i"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_50 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_17_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:25  %loc_mult_y_3_2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_50, i3 0)

]]></Node>
<StgValue><ssdm name="loc_mult_y_3_2_i_i"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="15">
<![CDATA[
:26  %tmp_27_i_cast_i_cast = zext i15 %loc_mult_y_3_2_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_27_i_cast_i_cast"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_28_i_i = sub i16 %tmp_25_i_cast_i, %p_shl10_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="16">
<![CDATA[
:28  %tmp_28_i_cast_i = sext i16 %tmp_28_i_i to i17

]]></Node>
<StgValue><ssdm name="tmp_28_i_cast_i"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %p_Result_4_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_22_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4_2_i_i"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="12">
<![CDATA[
:30  %tmp_81_4_2_i_cast_i = zext i12 %p_Result_4_2_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_81_4_2_i_cast_i"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %loc_mult_y_4_2_i_i = sub i13 0, %tmp_81_4_2_i_cast_i

]]></Node>
<StgValue><ssdm name="loc_mult_y_4_2_i_i"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="13">
<![CDATA[
:33  %tmp_32_i_cast_i_cast = sext i13 %loc_mult_y_4_2_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_32_i_cast_i_cast"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %tmp2 = add i16 %tmp_32_i_cast_i_cast, %tmp_27_i_cast_i_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="16">
<![CDATA[
:50  %tmp2_cast = sext i16 %tmp2 to i17

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:51  %accum_y_2_4_4_tr_i_i = add i17 %tmp_28_i_cast_i, %tmp2_cast

]]></Node>
<StgValue><ssdm name="accum_y_2_4_4_tr_i_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:56  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_y_2_4_4_tr_i_i, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24">
<![CDATA[
:0  %deriv_window_13_V_l = load i24* %deriv_window_13_V

]]></Node>
<StgValue><ssdm name="deriv_window_13_V_l"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:16  %loc_mult_x_2_3_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_45, i3 0)

]]></Node>
<StgValue><ssdm name="loc_mult_x_2_3_i_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="15">
<![CDATA[
:17  %tmp_23_i_cast_i_cast = zext i15 %loc_mult_x_2_3_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_23_i_cast_i_cast"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="16">
<![CDATA[
:19  %tmp_24_i_cast_i = sext i16 %tmp_24_i_i to i17

]]></Node>
<StgValue><ssdm name="tmp_24_i_cast_i"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_2_4_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_l, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2_4_i_i"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="12">
<![CDATA[
:21  %tmp_81_2_4_i_cast_i = zext i12 %p_Result_2_4_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_81_2_4_i_cast_i"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:22  %loc_mult_x_2_4_i_i = sub i13 0, %tmp_81_2_4_i_cast_i

]]></Node>
<StgValue><ssdm name="loc_mult_x_2_4_i_i"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="13">
<![CDATA[
:32  %tmp_30_i_cast_i_cast = sext i13 %loc_mult_x_2_4_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_30_i_cast_i_cast"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %tmp1 = add i16 %tmp_30_i_cast_i_cast, %tmp_23_i_cast_i_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
:35  %tmp1_cast = sext i16 %tmp1 to i17

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %accum_x_2_4_4_tr_i_i = add i17 %tmp_24_i_cast_i, %tmp1_cast

]]></Node>
<StgValue><ssdm name="accum_x_2_4_4_tr_i_i"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:41  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_x_2_4_4_tr_i_i, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="36" op_0_bw="17">
<![CDATA[
:52  %sext_cast = sext i17 %accum_y_2_4_4_tr_i_i to i36

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:53  %mul = mul i36 174763, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="34" op_0_bw="36">
<![CDATA[
:54  %tmp_58 = trunc i36 %mul to i34

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:55  %neg_mul = sub i34 0, %tmp_58

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_60 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul, i32 21, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="13">
<![CDATA[
:58  %tmp_61 = sext i13 %tmp_60 to i18

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %tmp_62 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul, i32 21, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="15">
<![CDATA[
:60  %tmp_63 = sext i15 %tmp_62 to i18

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:61  %p_v1 = select i1 %tmp_59, i18 %tmp_61, i18 %tmp_63

]]></Node>
<StgValue><ssdm name="p_v1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="18">
<![CDATA[
:62  %tmp_64 = trunc i18 %p_v1 to i13

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="18">
<![CDATA[
:66  %tmp_66 = trunc i18 %p_v1 to i13

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="17">
<![CDATA[
:37  %sext2_cast = sext i17 %accum_x_2_4_4_tr_i_i to i36

]]></Node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:38  %mul3 = mul i36 174763, %sext2_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="34" op_0_bw="36">
<![CDATA[
:39  %tmp_51 = trunc i36 %mul3 to i34

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:40  %neg_mul4 = sub i34 0, %tmp_51

]]></Node>
<StgValue><ssdm name="neg_mul4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_53 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul4, i32 21, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="13">
<![CDATA[
:43  %tmp_54 = sext i13 %tmp_53 to i18

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_55 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul3, i32 21, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="15">
<![CDATA[
:45  %tmp_56 = sext i15 %tmp_55 to i18

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:46  %p_v = select i1 %tmp_52, i18 %tmp_54, i18 %tmp_56

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="18">
<![CDATA[
:47  %tmp_57 = trunc i18 %p_v to i13

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:63  %neg_ti = sub i13 0, %tmp_64

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="18">
<![CDATA[
:64  %tmp_65 = trunc i18 %p_v to i13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:67  %final_val_y_V = select i1 %tmp_59, i13 %neg_ti, i13 %tmp_66

]]></Node>
<StgValue><ssdm name="final_val_y_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:13  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:48  %neg_ti9 = sub i13 0, %tmp_57

]]></Node>
<StgValue><ssdm name="neg_ti9"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:65  %final_val_x_V = select i1 %tmp_52, i13 %neg_ti9, i13 %tmp_65

]]></Node>
<StgValue><ssdm name="final_val_x_V"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %filt_out_t_V_2_i = phi i13 [ %filt_out_t_V, %2 ], [ 0, %.loopexit._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="filt_out_t_V_2_i"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %filt_out_y_V_2_i = phi i13 [ %final_val_y_V, %2 ], [ 0, %.loopexit._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="filt_out_y_V_2_i"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2  %filt_out_x_V_2_i = phi i13 [ %final_val_x_V, %2 ], [ 0, %.loopexit._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="filt_out_x_V_2_i"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Ix_img_V, i13 %filt_out_x_V_2_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Iy_img_V, i13 %filt_out_y_V_2_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_It_img_V, i13 %filt_out_t_V_2_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge116.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
