#define HDMIRX_CKGEN_DRIVER_0_BASE 0x173D00
#define REG_0000_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x00)//0x173D_00h
    #define REG_0000_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_DET_DEC_MISC_0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_DET_DEC_MISC_1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_DET_DEP_MISC_0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_DET_DEP_MISC_1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0004_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x02)//0x173D_01h
    #define REG_0004_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_LINK_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_DC_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0008_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x04)//0x173D_02h
    #define REG_0008_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_DC_DIV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_RCV_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_REP_1P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_REP_1P_DIV_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_000C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x06)//0x173D_03h
    #define REG_000C_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_TMDSPLL_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_PIX_XC_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TIMING_DET_DEC_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TIMING_DET_DEP_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0010_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x08)//0x173D_04h
    #define REG_0010_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_FRL_8P_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDCP_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDCP_4P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDCP_8P_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0014_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x0a)//0x173D_05h
    #define REG_0014_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDCP_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDMI_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDMI_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_HDMI_MUX_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0018_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x0c)//0x173D_06h
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEC_MISC_0_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEC_MISC_0_2ND_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEC_MISC_1_1ST_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEC_MISC_1_2ND_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEP_MISC_0_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEP_MISC_0_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEP_MISC_1_1ST_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_DET_DEP_MISC_1_2ND_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_8P_1ST_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_8P_2ND_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_8P_3RD_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_DC_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_DC_2ND_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_RCV_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_RCV_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_RCV_3RD_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_001C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x0e)//0x173D_07h
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_REP_1P_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_XC_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_XC_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_PIX_XC_3RD_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEC_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEC_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEC_3RD_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEP_1ST_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEP_2ND_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TIMING_DET_DEP_3RD_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_FRL_8P_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_FRL_8P_2ND_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_1P_1ST_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_4P_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_4P_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_8P_1ST_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x10)//0x173D_08h
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_8P_2ND_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_MUX_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDCP_MUX_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDMI_8P_1ST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDMI_8P_2ND_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDMI_MUX_1ST_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_P0_EN_CLK_TMDS_HDMI_MUX_2ND_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0024_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x12)//0x173D_09h
    #define REG_0024_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0028_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x14)//0x173D_0ah
    #define REG_0028_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEC_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_002C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x16)//0x173D_0bh
    #define REG_002C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0030_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x18)//0x173D_0ch
    #define REG_0030_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_CLK_DET_DEP_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_LINK_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_LINK_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0034_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x1a)//0x173D_0dh
    #define REG_0034_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_8P_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_8P_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0038_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x1c)//0x173D_0eh
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_DC_MUX_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_DC_MUX_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_DC_MUX_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_RCV_MUX_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_RCV_MUX_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_RCV_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_003C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x1e)//0x173D_0fh
    #define REG_003C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_REP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_REP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_TMDSPLL_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_TMDSPLL_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0040_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x20)//0x173D_10h
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_LINK_DSCD_P_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_P0_CLK_TMDS_DSCD_P_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_XC_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_XC_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_PIX_XC_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_LINK_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_LINK_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0044_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x22)//0x173D_11h
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DEC_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DEC_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DEP_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DEP_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0048_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x24)//0x173D_12h
    #define REG_0048_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DTOP_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TIMING_DET_DTOP_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_FRL_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_FRL_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_004C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x26)//0x173D_13h
    #define REG_004C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_4P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_4P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0050_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x28)//0x173D_14h
    #define REG_0050_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_8P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_8P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDCP_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0054_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x2a)//0x173D_15h
    #define REG_0054_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0058_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x2c)//0x173D_16h
    #define REG_0058_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_MUX_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_MUX_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDS_HDMI_MUX_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDSPLL_TEST_DIG_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P0_TMDSPLL_TEST_DIG_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_005C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x2e)//0x173D_17h
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEC_MISC_02MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEC_MISC_02MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEC_MISC_12MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEC_MISC_12MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEP_MISC_02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEP_MISC_02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEP_MISC_12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_DET_DEP_MISC_12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_LINK2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_LINK2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_1P2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_1P2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_DC_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_DC_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0060_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x30)//0x173D_18h
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_RCV_MUX2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_RCV_MUX2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_REP_1P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_REP_1P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_TMDSPLL2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_TMDSPLL2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_XC_MUX2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_PIX_XC_MUX2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TIMING_DET_DEC2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TIMING_DET_DEC2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TIMING_DET_DEP2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TIMING_DET_DEP2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_FRL_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_FRL_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_1P2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_1P2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0064_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x32)//0x173D_19h
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_4P2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_4P2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_8P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_8P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_MUX2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDCP_MUX2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_1P2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_1P2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_8P2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_8P2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_MUX2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDS_HDMI_MUX2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDSPLL_TEST_DIG2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P0_CLK_TMDSPLL_TEST_DIG2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0080_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x40)//0x173D_20h
    #define REG_0080_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_DET_DEC_MISC_0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_DET_DEC_MISC_1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_DET_DEP_MISC_0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_DET_DEP_MISC_1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0084_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x42)//0x173D_21h
    #define REG_0084_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_LINK_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_DC_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0088_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x44)//0x173D_22h
    #define REG_0088_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_DC_DIV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_RCV_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_REP_1P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_REP_1P_DIV_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_008C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x46)//0x173D_23h
    #define REG_008C_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_TMDSPLL_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_PIX_XC_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TIMING_DET_DEC_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TIMING_DET_DEP_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0090_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x48)//0x173D_24h
    #define REG_0090_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_FRL_8P_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDCP_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDCP_4P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDCP_8P_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0094_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x4a)//0x173D_25h
    #define REG_0094_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDCP_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0094_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDMI_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0094_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDMI_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0094_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_HDMI_MUX_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0098_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x4c)//0x173D_26h
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEC_MISC_0_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEC_MISC_0_2ND_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEC_MISC_1_1ST_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEC_MISC_1_2ND_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEP_MISC_0_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEP_MISC_0_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEP_MISC_1_1ST_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_DET_DEP_MISC_1_2ND_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_8P_1ST_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_8P_2ND_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_8P_3RD_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_DC_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_DC_2ND_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_RCV_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_RCV_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0098_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_RCV_3RD_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_009C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x4e)//0x173D_27h
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_REP_1P_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_XC_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_XC_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_PIX_XC_3RD_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEC_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEC_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEC_3RD_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEP_1ST_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEP_2ND_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TIMING_DET_DEP_3RD_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_FRL_8P_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_FRL_8P_2ND_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_1P_1ST_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_4P_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_4P_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_009C_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_8P_1ST_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00A0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x50)//0x173D_28h
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_8P_2ND_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_MUX_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDCP_MUX_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDMI_8P_1ST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDMI_8P_2ND_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDMI_MUX_1ST_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_P1_EN_CLK_TMDS_HDMI_MUX_2ND_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00A4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x52)//0x173D_29h
    #define REG_00A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00A8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x54)//0x173D_2ah
    #define REG_00A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEC_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00AC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x56)//0x173D_2bh
    #define REG_00AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00B0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x58)//0x173D_2ch
    #define REG_00B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_CLK_DET_DEP_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_LINK_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_LINK_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00B4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x5a)//0x173D_2dh
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_8P_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_8P_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_00B8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x5c)//0x173D_2eh
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_DC_MUX_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_DC_MUX_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_DC_MUX_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_RCV_MUX_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_RCV_MUX_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_RCV_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_00BC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x5e)//0x173D_2fh
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_REP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_REP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_TMDSPLL_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_TMDSPLL_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00C0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x60)//0x173D_30h
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_LINK_DSCD_P_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_P1_CLK_TMDS_DSCD_P_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_XC_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_XC_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_PIX_XC_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_LINK_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00C0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_LINK_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x62)//0x173D_31h
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DEC_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DEC_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DEP_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DEP_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00C4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x64)//0x173D_32h
    #define REG_00C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DTOP_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TIMING_DET_DTOP_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_FRL_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_FRL_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00CC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x66)//0x173D_33h
    #define REG_00CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_4P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_4P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00D0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x68)//0x173D_34h
    #define REG_00D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_8P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_8P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDCP_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_00D4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x6a)//0x173D_35h
    #define REG_00D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00D8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x6c)//0x173D_36h
    #define REG_00D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_MUX_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_MUX_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDS_HDMI_MUX_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDSPLL_TEST_DIG_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P1_TMDSPLL_TEST_DIG_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00DC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x6e)//0x173D_37h
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEC_MISC_02MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEC_MISC_02MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEC_MISC_12MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEC_MISC_12MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEP_MISC_02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEP_MISC_02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEP_MISC_12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_DET_DEP_MISC_12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_LINK2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_LINK2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_1P2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_1P2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_DC_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_DC_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00E0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x70)//0x173D_38h
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_RCV_MUX2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_RCV_MUX2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_REP_1P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_REP_1P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_TMDSPLL2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_TMDSPLL2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_XC_MUX2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_PIX_XC_MUX2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TIMING_DET_DEC2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TIMING_DET_DEC2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TIMING_DET_DEP2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TIMING_DET_DEP2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_FRL_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_FRL_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_1P2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_1P2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00E4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x72)//0x173D_39h
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_4P2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_4P2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_8P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_8P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_MUX2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDCP_MUX2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_1P2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_1P2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_8P2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_8P2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_MUX2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDS_HDMI_MUX2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDSPLL_TEST_DIG2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P1_CLK_TMDSPLL_TEST_DIG2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0100_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x80)//0x173D_40h
    #define REG_0100_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_DET_DEC_MISC_0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0100_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_DET_DEC_MISC_1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0100_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_DET_DEP_MISC_0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0100_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_DET_DEP_MISC_1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0104_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x82)//0x173D_41h
    #define REG_0104_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_LINK_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0104_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0104_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0104_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_DC_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0108_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x84)//0x173D_42h
    #define REG_0108_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_DC_DIV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0108_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_RCV_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0108_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_REP_1P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0108_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_REP_1P_DIV_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_010C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x86)//0x173D_43h
    #define REG_010C_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_TMDSPLL_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_010C_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_PIX_XC_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_010C_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TIMING_DET_DEC_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_010C_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TIMING_DET_DEP_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0110_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x88)//0x173D_44h
    #define REG_0110_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_FRL_8P_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0110_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDCP_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0110_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDCP_4P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0110_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDCP_8P_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0114_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x8a)//0x173D_45h
    #define REG_0114_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDCP_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0114_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDMI_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0114_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDMI_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0114_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_HDMI_MUX_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0118_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x8c)//0x173D_46h
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEC_MISC_0_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEC_MISC_0_2ND_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEC_MISC_1_1ST_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEC_MISC_1_2ND_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEP_MISC_0_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEP_MISC_0_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEP_MISC_1_1ST_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_DET_DEP_MISC_1_2ND_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_8P_1ST_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_8P_2ND_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_8P_3RD_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_DC_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_DC_2ND_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_RCV_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_RCV_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0118_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_RCV_3RD_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_011C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x8e)//0x173D_47h
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_REP_1P_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_XC_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_XC_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_PIX_XC_3RD_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEC_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEC_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEC_3RD_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEP_1ST_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEP_2ND_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TIMING_DET_DEP_3RD_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_FRL_8P_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_FRL_8P_2ND_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_1P_1ST_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_4P_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_4P_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_011C_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_8P_1ST_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0120_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x90)//0x173D_48h
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_8P_2ND_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_MUX_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDCP_MUX_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDMI_8P_1ST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDMI_8P_2ND_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDMI_MUX_1ST_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_P2_EN_CLK_TMDS_HDMI_MUX_2ND_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0120_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0124_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x92)//0x173D_49h
    #define REG_0124_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0124_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0124_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0124_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0128_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x94)//0x173D_4ah
    #define REG_0128_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0128_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEC_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0128_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0128_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_012C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x96)//0x173D_4bh
    #define REG_012C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_012C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_012C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_012C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0130_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x98)//0x173D_4ch
    #define REG_0130_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0130_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_CLK_DET_DEP_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0130_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_LINK_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0130_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_LINK_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0134_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x9a)//0x173D_4dh
    #define REG_0134_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0134_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0134_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_8P_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0134_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_8P_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0138_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x9c)//0x173D_4eh
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_DC_MUX_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_DC_MUX_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_DC_MUX_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_RCV_MUX_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_RCV_MUX_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0138_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_RCV_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_013C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0x9e)//0x173D_4fh
    #define REG_013C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_REP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_013C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_REP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_013C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_TMDSPLL_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_013C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_TMDSPLL_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0140_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xa0)//0x173D_50h
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_LINK_DSCD_P_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_P2_CLK_TMDS_DSCD_P_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_XC_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_XC_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_PIX_XC_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_LINK_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0140_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_LINK_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0144_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xa2)//0x173D_51h
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DEC_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DEC_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DEP_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DEP_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_DSCD_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0144_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_DSCD_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0148_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xa4)//0x173D_52h
    #define REG_0148_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DTOP_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0148_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TIMING_DET_DTOP_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0148_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_FRL_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0148_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_FRL_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_014C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xa6)//0x173D_53h
    #define REG_014C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_014C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_014C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_4P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_014C_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_4P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0150_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xa8)//0x173D_54h
    #define REG_0150_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_8P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0150_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_8P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0150_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0150_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0150_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDCP_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0154_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xaa)//0x173D_55h
    #define REG_0154_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0154_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0154_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0154_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0158_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xac)//0x173D_56h
    #define REG_0158_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_MUX_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0158_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_MUX_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0158_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDS_HDMI_MUX_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0158_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDSPLL_TEST_DIG_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0158_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P2_TMDSPLL_TEST_DIG_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_015C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xae)//0x173D_57h
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEC_MISC_02MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEC_MISC_02MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEC_MISC_12MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEC_MISC_12MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEP_MISC_02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEP_MISC_02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEP_MISC_12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_DET_DEP_MISC_12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_LINK2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_LINK2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_1P2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_1P2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_DC_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_015C_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_DC_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0160_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xb0)//0x173D_58h
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_RCV_MUX2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_RCV_MUX2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_REP_1P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_REP_1P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_TMDSPLL2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_TMDSPLL2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_XC_MUX2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_PIX_XC_MUX2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TIMING_DET_DEC2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TIMING_DET_DEC2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TIMING_DET_DEP2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TIMING_DET_DEP2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_FRL_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_FRL_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_1P2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0160_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_1P2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0164_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xb2)//0x173D_59h
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_4P2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_4P2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_8P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_8P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_MUX2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDCP_MUX2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_1P2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_1P2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_8P2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_8P2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_MUX2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDS_HDMI_MUX2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDSPLL_TEST_DIG2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0164_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P2_CLK_TMDSPLL_TEST_DIG2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0180_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xc0)//0x173D_60h
    #define REG_0180_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_DET_DEC_MISC_0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0180_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_DET_DEC_MISC_1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0180_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_DET_DEP_MISC_0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0180_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_DET_DEP_MISC_1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0184_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xc2)//0x173D_61h
    #define REG_0184_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_LINK_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0184_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0184_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0184_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_DC_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0188_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xc4)//0x173D_62h
    #define REG_0188_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_DC_DIV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0188_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_RCV_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0188_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_REP_1P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0188_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_REP_1P_DIV_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_018C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xc6)//0x173D_63h
    #define REG_018C_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_TMDSPLL_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_018C_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_PIX_XC_MUX_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_018C_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TIMING_DET_DEC_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_018C_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TIMING_DET_DEP_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0190_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xc8)//0x173D_64h
    #define REG_0190_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_FRL_8P_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0190_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDCP_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0190_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDCP_4P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0190_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDCP_8P_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0194_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xca)//0x173D_65h
    #define REG_0194_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDCP_MUX_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0194_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDMI_1P_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0194_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDMI_8P_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0194_HDMIRX_CKGEN_DRIVER_0_REG_P3_CLK_TMDS_HDMI_MUX_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0198_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xcc)//0x173D_66h
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEC_MISC_0_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEC_MISC_0_2ND_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEC_MISC_1_1ST_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEC_MISC_1_2ND_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEP_MISC_0_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEP_MISC_0_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEP_MISC_1_1ST_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_DET_DEP_MISC_1_2ND_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_8P_1ST_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_8P_2ND_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_8P_3RD_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_DC_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_DC_2ND_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_RCV_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_RCV_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0198_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_RCV_3RD_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_019C_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xce)//0x173D_67h
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_REP_1P_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_XC_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_XC_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_PIX_XC_3RD_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEC_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEC_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEC_3RD_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEP_1ST_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEP_2ND_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TIMING_DET_DEP_3RD_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_FRL_8P_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_FRL_8P_2ND_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_1P_1ST_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_4P_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_4P_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_019C_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_8P_1ST_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01A0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xd0)//0x173D_68h
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_8P_2ND_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_MUX_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDCP_MUX_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDMI_8P_1ST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDMI_8P_2ND_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDMI_MUX_1ST_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_P3_EN_CLK_TMDS_HDMI_MUX_2ND_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01A0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01A4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xd2)//0x173D_69h
    #define REG_01A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01A4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01A8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xd4)//0x173D_6ah
    #define REG_01A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEC_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_0_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01A8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_0_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01AC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xd6)//0x173D_6bh
    #define REG_01AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_1_0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01AC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_1_0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01B0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xd8)//0x173D_6ch
    #define REG_01B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_CLK_DET_DEP_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_LINK_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01B0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_LINK_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01B4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xda)//0x173D_6dh
    #define REG_01B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_8P_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_01B4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_8P_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_01B8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xdc)//0x173D_6eh
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_DC_MUX_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_DC_MUX_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_DC_MUX_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_RCV_MUX_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_RCV_MUX_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01B8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_RCV_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_01BC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xde)//0x173D_6fh
    #define REG_01BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_REP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_REP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_TMDSPLL_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01BC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_TMDSPLL_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01C0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xe0)//0x173D_70h
    #define REG_01C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_XC_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_XC_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01C0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_PIX_XC_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_01C4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xe2)//0x173D_71h
    #define REG_01C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DEC_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_01C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DEC_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DEP_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_01C4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DEP_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_01C8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xe4)//0x173D_72h
    #define REG_01C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DTOP_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TIMING_DET_DTOP_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_FRL_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01C8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_FRL_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01CC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xe6)//0x173D_73h
    #define REG_01CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_4P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01CC_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_4P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01D0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xe8)//0x173D_74h
    #define REG_01D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_8P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_8P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_MUX_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_MUX_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01D0_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDCP_MUX_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_01D4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xea)//0x173D_75h
    #define REG_01D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_1P_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_1P_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_8P_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01D4_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_8P_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01D8_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xec)//0x173D_76h
    #define REG_01D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_MUX_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_MUX_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDS_HDMI_MUX_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDSPLL_TEST_DIG_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01D8_HDMIRX_CKGEN_DRIVER_0_REG_CKG_P3_TMDSPLL_TEST_DIG_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01DC_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xee)//0x173D_77h
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEC_MISC_02MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEC_MISC_02MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEC_MISC_12MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEC_MISC_12MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEP_MISC_02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEP_MISC_02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEP_MISC_12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_DET_DEP_MISC_12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_LINK2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_LINK2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_1P2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_1P2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_DC_MUX2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01DC_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_DC_MUX2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E0_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xf0)//0x173D_78h
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_RCV_MUX2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_RCV_MUX2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_REP_1P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_REP_1P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_TMDSPLL2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_TMDSPLL2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_XC_MUX2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_PIX_XC_MUX2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TIMING_DET_DEC2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TIMING_DET_DEC2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TIMING_DET_DEP2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TIMING_DET_DEP2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_FRL_8P2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_FRL_8P2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_1P2MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E0_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_1P2MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E4_HDMIRX_CKGEN_DRIVER_0 (HDMIRX_CKGEN_DRIVER_0_BASE + 0xf2)//0x173D_79h
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_4P2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_4P2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_8P2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_8P2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_MUX2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDCP_MUX2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_1P2MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_1P2MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_8P2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_8P2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_MUX2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDS_HDMI_MUX2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDSPLL_TEST_DIG2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01E4_HDMIRX_CKGEN_DRIVER_0_REG_SW_EN_P3_CLK_TMDSPLL_TEST_DIG2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
