// Seed: 2662895872
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output uwire id_14,
    input wor id_15,
    input tri id_16,
    input wand id_17,
    output uwire id_18,
    input tri1 id_19,
    input tri1 id_20,
    output supply0 id_21
);
  wire id_23;
  assign id_12 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input wire id_6,
    output wire id_7
);
  assign id_7 = id_1 == id_2;
  or (id_5, id_2, id_1, id_4);
  module_0(
      id_2,
      id_0,
      id_5,
      id_0,
      id_7,
      id_4,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_7,
      id_5,
      id_3,
      id_7,
      id_2,
      id_0,
      id_3,
      id_7,
      id_6,
      id_4,
      id_5
  );
endmodule
