Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 13 01:27:38 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire6_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 ram_feedback
                            (input port)
  Destination:            fire6_expand3_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.266ns  (logic 2.397ns (73.396%)  route 0.869ns (26.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ram_feedback (IN)
                         net (fo=0)                   0.000     0.000    ram_feedback
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ram_feedback_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    ram_feedback_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  fire6_expand3_finish_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.434     1.470    fire6_expand3_finish_OBUF
                         OBUF (Prop_obuf_I_O)         1.795     3.266 r  fire6_expand3_finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    fire6_expand3_finish
                                                                      r  fire6_expand3_finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_16__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_2__229/O
                         net (fo=1, unplaced)         0.434     2.576    genblk1[231].mac_i/B[12]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_15__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[13]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_1__228/O
                         net (fo=5, unplaced)         0.434     2.576    genblk1[231].mac_i/B[13]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_15__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[13]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_1__228/O
                         net (fo=5, unplaced)         0.434     2.576    genblk1[231].mac_i/B[13]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_15__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[13]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_1__228/O
                         net (fo=5, unplaced)         0.434     2.576    genblk1[231].mac_i/B[13]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_15__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[13]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_1__228/O
                         net (fo=5, unplaced)         0.434     2.576    genblk1[231].mac_i/B[13]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[231].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.474ns (18.398%)  route 2.102ns (81.602%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[231].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[231].mac_i/mul_out_reg_i_83__150/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[231].mac_i/mul_out_reg_i_83__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.424 r  genblk1[231].mac_i/mul_out_reg_i_30__150/O
                         net (fo=2, unplaced)         0.388     1.812    genblk1[231].mac_i/mul_out_reg_i_30__150_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.855 r  genblk1[231].mac_i/mul_out_reg_i_15__150/O
                         net (fo=1, unplaced)         0.244     2.099    u_2/rom1_wire[231]_231[13]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.142 r  u_2/mul_out_reg_i_1__228/O
                         net (fo=5, unplaced)         0.434     2.576    genblk1[231].mac_i/B[13]
                         DSP48E1                                      r  genblk1[231].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[85].mac_i/mul_out_reg/B[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.571ns  (logic 0.474ns (18.433%)  route 2.097ns (81.567%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[85].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[85].mac_i/mul_out_reg_i_86__39/O
                         net (fo=4, unplaced)         0.401     1.387    genblk1[85].mac_i/mul_out_reg_i_86__39_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.430 r  genblk1[85].mac_i/mul_out_reg_i_39__39/O
                         net (fo=1, unplaced)         0.377     1.807    genblk1[85].mac_i/mul_out_reg_i_39__39_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.850 r  genblk1[85].mac_i/mul_out_reg_i_17__39/O
                         net (fo=1, unplaced)         0.244     2.094    u_2/rom1_wire[85]_85[9]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.137 r  u_2/mul_out_reg_i_4__84/O
                         net (fo=1, unplaced)         0.434     2.571    genblk1[85].mac_i/B[9]
                         DSP48E1                                      r  genblk1[85].mac_i/mul_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_15__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__111/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[112].mac_i/B[11]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[112].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[112].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[112].mac_i/mul_out_reg_i_80__13/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[112].mac_i/mul_out_reg_i_80__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[112].mac_i/mul_out_reg_i_28__13/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[112].mac_i/mul_out_reg_i_28__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[112].mac_i/mul_out_reg_i_14__13/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[112]_112[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__111/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[112].mac_i/B[12]
                         DSP48E1                                      r  genblk1[112].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__115/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[116].mac_i/B[11]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[116].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[2]/Q
                         net (fo=35412, unplaced)     0.641     0.867    genblk1[116].mac_i/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[116].mac_i/mul_out_reg_i_83__9/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[116].mac_i/mul_out_reg_i_83__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[116].mac_i/mul_out_reg_i_29__9/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[116].mac_i/mul_out_reg_i_29__9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[116].mac_i/mul_out_reg_i_14__9/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[116]_116[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__115/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[116].mac_i/B[12]
                         DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_16__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[10]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_3__122/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[123].mac_i/B[10]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[123].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[1]/Q
                         net (fo=36752, unplaced)     0.641     0.867    genblk1[123].mac_i/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[123].mac_i/mul_out_reg_i_81__2/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[123].mac_i/mul_out_reg_i_81__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[123].mac_i/mul_out_reg_i_29__2/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[123].mac_i/mul_out_reg_i_29__2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  genblk1[123].mac_i/mul_out_reg_i_14__2/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[123]_123[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__122/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[123].mac_i/B[12]
                         DSP48E1                                      r  genblk1[123].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_15__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__123/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[124].mac_i/B[11]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[124].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[124].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[124].mac_i/mul_out_reg_i_81__1/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[124].mac_i/mul_out_reg_i_81__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[124].mac_i/mul_out_reg_i_28__1/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[124].mac_i/mul_out_reg_i_28__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[124].mac_i/mul_out_reg_i_14__1/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[124]_124[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__123/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[124].mac_i/B[12]
                         DSP48E1                                      r  genblk1[124].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_15__251/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__129/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[130].mac_i/B[11]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[130].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[5]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[5]/Q
                         net (fo=28822, unplaced)     0.641     0.867    genblk1[130].mac_i/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[130].mac_i/mul_out_reg_i_79__251/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[130].mac_i/mul_out_reg_i_79__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.417 r  genblk1[130].mac_i/mul_out_reg_i_28__251/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[130].mac_i/mul_out_reg_i_28__251_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[130].mac_i/mul_out_reg_i_14__241/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[130]_130[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__129/O
                         net (fo=6, unplaced)         0.434     2.569    genblk1[130].mac_i/B[12]
                         DSP48E1                                      r  genblk1[130].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__139/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[140].mac_i/B[12]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__139/O
                         net (fo=5, unplaced)         0.434     2.569    genblk1[140].mac_i/B[13]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__139/O
                         net (fo=5, unplaced)         0.434     2.569    genblk1[140].mac_i/B[13]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__139/O
                         net (fo=5, unplaced)         0.434     2.569    genblk1[140].mac_i/B[13]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__139/O
                         net (fo=5, unplaced)         0.434     2.569    genblk1[140].mac_i/B[13]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[140].mac_i/mul_out_reg/B[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[6]/Q
                         net (fo=14912, unplaced)     0.641     0.867    genblk1[140].mac_i/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[140].mac_i/mul_out_reg_i_80__241/O
                         net (fo=1, unplaced)         0.377     1.363    genblk1[140].mac_i/mul_out_reg_i_80__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.406 r  genblk1[140].mac_i/mul_out_reg_i_29__241/O
                         net (fo=2, unplaced)         0.388     1.794    genblk1[140].mac_i/mul_out_reg_i_29__241_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.837 r  genblk1[140].mac_i/mul_out_reg_i_15__241/O
                         net (fo=2, unplaced)         0.255     2.092    u_2/rom1_wire[140]_140[12]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_1__139/O
                         net (fo=5, unplaced)         0.434     2.569    genblk1[140].mac_i/B[13]
                         DSP48E1                                      r  genblk1[140].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[145].mac_i/mul_out_reg/B[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.474ns (18.448%)  route 2.095ns (81.552%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  weight_rom_address_reg[3]/Q
                         net (fo=29231, unplaced)     0.641     0.867    genblk1[145].mac_i/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[145].mac_i/mul_out_reg_i_57__236/O
                         net (fo=2, unplaced)         0.388     1.374    genblk1[145].mac_i/mul_out_reg_i_57__236_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.417 r  genblk1[145].mac_i/mul_out_reg_i_28__236/O
                         net (fo=2, unplaced)         0.388     1.805    genblk1[145].mac_i/mul_out_reg_i_28__236_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  genblk1[145].mac_i/mul_out_reg_i_15__236/O
                         net (fo=1, unplaced)         0.244     2.092    u_2/rom1_wire[145]_145[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.135 r  u_2/mul_out_reg_i_2__144/O
                         net (fo=1, unplaced)         0.434     2.569    genblk1[145].mac_i/B[11]
                         DSP48E1                                      r  genblk1[145].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------




