{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655523431592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655523431594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 00:37:11 2022 " "Processing started: Sat Jun 18 00:37:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655523431594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655523431594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_multiplicador -c ula_multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_multiplicador -c ula_multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655523431594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655523431794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432245 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/somadorsubtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432246 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_r-estrutura " "Found design unit 1: registrador_r-estrutura" {  } { { "registrador_r.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador_r.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432247 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_r " "Found entity 1: registrador_r" {  } { { "registrador_r.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/igualazero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432249 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432250 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_multiplicador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula_multiplicador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador_v1-behavior " "Found design unit 1: multiplicador_v1-behavior" {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432251 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_v1 " "Found entity 1: multiplicador_v1" {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc_multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc_multiplicador-estrutura " "Found design unit 1: bc_multiplicador-estrutura" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc_multiplicador " "Found entity 1: bc_multiplicador" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo_multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo_multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo_multiplicador-estrutura " "Found design unit 1: bo_multiplicador-estrutura" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo_multiplicador " "Found entity 1: bo_multiplicador" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste-arch " "Found design unit 1: teste-arch" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432253 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaabbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaabbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaabbit-arch " "Found design unit 1: logicaabbit-arch" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432254 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaabbit " "Found entity 1: logicaabbit" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655523432254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655523432254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador_v1 " "Elaborating entity \"multiplicador_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655523432317 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pronto multiplicador_v1.vhd(10) " "VHDL Signal Declaration warning at multiplicador_v1.vhd(10): used implicit default value for signal \"pronto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655523432320 "|multiplicador_v1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "multiplicadorM multiplicador_v1.vhd(15) " "VHDL Signal Declaration warning at multiplicador_v1.vhd(15): used implicit default value for signal \"multiplicadorM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655523432320 "|multiplicador_v1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "multiplicador multiplicador_v1.vhd(15) " "VHDL Signal Declaration warning at multiplicador_v1.vhd(15): used implicit default value for signal \"multiplicador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655523432320 "|multiplicador_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_multiplicador bc_multiplicador:bloco_controle " "Elaborating entity \"bc_multiplicador\" for hierarchy \"bc_multiplicador:bloco_controle\"" {  } { { "multiplicador_v1.vhd" "bloco_controle" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432339 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mB bc_multiplicador.vhd(11) " "VHDL Signal Declaration warning at bc_multiplicador.vhd(11): used implicit default value for signal \"mB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ini bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"ini\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cA bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cA\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cB bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cB\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cM bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cM\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mP bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mP\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cP bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cP\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mMul bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mMul\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cBbit bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cBbit\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cAbit bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cAbit\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMultiplicando bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cMultiplicando\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMultiplicador bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cMultiplicador\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mMultiplicador bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mMultiplicador\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cSaida bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cSaida\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432343 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pronto bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"pronto\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mM bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mM\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mM bc_multiplicador.vhd(66) " "Inferred latch for \"mM\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto bc_multiplicador.vhd(66) " "Inferred latch for \"pronto\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cSaida bc_multiplicador.vhd(66) " "Inferred latch for \"cSaida\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mMultiplicador bc_multiplicador.vhd(66) " "Inferred latch for \"mMultiplicador\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMultiplicador bc_multiplicador.vhd(66) " "Inferred latch for \"cMultiplicador\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMultiplicando bc_multiplicador.vhd(66) " "Inferred latch for \"cMultiplicando\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cAbit bc_multiplicador.vhd(66) " "Inferred latch for \"cAbit\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cBbit bc_multiplicador.vhd(66) " "Inferred latch for \"cBbit\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mMul bc_multiplicador.vhd(66) " "Inferred latch for \"mMul\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cP bc_multiplicador.vhd(66) " "Inferred latch for \"cP\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mP bc_multiplicador.vhd(66) " "Inferred latch for \"mP\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cM bc_multiplicador.vhd(66) " "Inferred latch for \"cM\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cB bc_multiplicador.vhd(66) " "Inferred latch for \"cB\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cA bc_multiplicador.vhd(66) " "Inferred latch for \"cA\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ini bc_multiplicador.vhd(66) " "Inferred latch for \"ini\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432344 "|bc_multiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo_multiplicador bo_multiplicador:bloco_operativo " "Elaborating entity \"bo_multiplicador\" for hierarchy \"bo_multiplicador:bloco_operativo\"" {  } { { "multiplicador_v1.vhd" "bloco_operativo" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sairegmultiplicando bo_multiplicador.vhd(53) " "Verilog HDL or VHDL warning at bo_multiplicador.vhd(53): object \"sairegmultiplicando\" assigned a value but never read" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655523432347 "|multiplicador_v1|bo_multiplicador:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tudo_zero bo_multiplicador.vhd(59) " "VHDL Signal Declaration warning at bo_multiplicador.vhd(59): used explicit default value for signal \"tudo_zero\" because signal was never assigned a value" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1655523432348 "|multiplicador_v1|bo_multiplicador:bloco_operativo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m bo_multiplicador.vhd(60) " "Verilog HDL or VHDL warning at bo_multiplicador.vhd(60): object \"m\" assigned a value but never read" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655523432348 "|multiplicador_v1|bo_multiplicador:bloco_operativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo_multiplicador:bloco_operativo\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"bo_multiplicador:bloco_operativo\|registrador:regA\"" {  } { { "bo_multiplicador.vhd" "regA" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432357 "|multiplicador_v1|bo_multiplicador:bloco_operativo|registrador:regA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo_multiplicador:bloco_operativo\|igualazero:geraAz " "Elaborating entity \"igualazero\" for hierarchy \"bo_multiplicador:bloco_operativo\|igualazero:geraAz\"" {  } { { "bo_multiplicador.vhd" "geraAz" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo_multiplicador:bloco_operativo\|mux2para1:muxmultiplicando " "Elaborating entity \"mux2para1\" for hierarchy \"bo_multiplicador:bloco_operativo\|mux2para1:muxmultiplicando\"" {  } { { "bo_multiplicador.vhd" "muxmultiplicando" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo_multiplicador:bloco_operativo\|mux2para1:muxP " "Elaborating entity \"mux2para1\" for hierarchy \"bo_multiplicador:bloco_operativo\|mux2para1:muxP\"" {  } { { "bo_multiplicador.vhd" "muxP" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo_multiplicador:bloco_operativo\|registrador:regP " "Elaborating entity \"registrador\" for hierarchy \"bo_multiplicador:bloco_operativo\|registrador:regP\"" {  } { { "bo_multiplicador.vhd" "regP" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432367 "|multiplicador_v1|bo_multiplicador:bloco_operativo|registrador:regP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste bo_multiplicador:bloco_operativo\|teste:test " "Elaborating entity \"teste\" for hierarchy \"bo_multiplicador:bloco_operativo\|teste:test\"" {  } { { "bo_multiplicador.vhd" "test" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432368 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZEROS teste.vhd(16) " "VHDL Signal Declaration warning at teste.vhd(16): used explicit default value for signal \"ZEROS\" because signal was never assigned a value" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p teste.vhd(31) " "VHDL Process Statement warning at teste.vhd(31): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p teste.vhd(30) " "VHDL Process Statement warning at teste.vhd(30): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZEROS teste.vhd(30) " "VHDL Process Statement warning at teste.vhd(30): signal \"ZEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p teste.vhd(27) " "VHDL Process Statement warning at teste.vhd(27): inferring latch(es) for signal or variable \"p\", which holds its previous value in one or more paths through the process" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] teste.vhd(27) " "Inferred latch for \"p\[0\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] teste.vhd(27) " "Inferred latch for \"p\[1\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432369 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] teste.vhd(27) " "Inferred latch for \"p\[2\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] teste.vhd(27) " "Inferred latch for \"p\[3\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] teste.vhd(27) " "Inferred latch for \"p\[4\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] teste.vhd(27) " "Inferred latch for \"p\[5\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] teste.vhd(27) " "Inferred latch for \"p\[6\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] teste.vhd(27) " "Inferred latch for \"p\[7\]\" at teste.vhd(27)" {  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655523432370 "|multiplicador_v1|bo_multiplicador:bloco_operativo|teste:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaabbit bo_multiplicador:bloco_operativo\|logicaabbit:geraABbit " "Elaborating entity \"logicaabbit\" for hierarchy \"bo_multiplicador:bloco_operativo\|logicaabbit:geraABbit\"" {  } { { "bo_multiplicador.vhd" "geraABbit" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432373 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZEROS logicaabbit.vhd(14) " "VHDL Signal Declaration warning at logicaabbit.vhd(14): used explicit default value for signal \"ZEROS\" because signal was never assigned a value" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZEROS logicaabbit.vhd(20) " "VHDL Process Statement warning at logicaabbit.vhd(20): signal \"ZEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZEROS logicaabbit.vhd(21) " "VHDL Process Statement warning at logicaabbit.vhd(21): signal \"ZEROS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abit logicaabbit.vhd(24) " "VHDL Process Statement warning at logicaabbit.vhd(24): signal \"abit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bbit logicaabbit.vhd(25) " "VHDL Process Statement warning at logicaabbit.vhd(25): signal \"bbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abit logicaabbit.vhd(28) " "VHDL Process Statement warning at logicaabbit.vhd(28): signal \"abit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bbit logicaabbit.vhd(29) " "VHDL Process Statement warning at logicaabbit.vhd(29): signal \"bbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logicaabbit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logicaabbit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655523432374 "|multiplicador_v1|bo_multiplicador:bloco_operativo|logicaabbit:geraABbit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bc_multiplicador:bloco_controle\|cB bc_multiplicador:bloco_controle\|cA " "Duplicate LATCH primitive \"bc_multiplicador:bloco_controle\|cB\" merged with LATCH primitive \"bc_multiplicador:bloco_controle\|cA\"" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655523432795 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1655523432795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bc_multiplicador:bloco_controle\|cSaida " "Latch bc_multiplicador:bloco_controle\|cSaida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bc_multiplicador:bloco_controle\|state.S7 " "Ports D and ENA on the latch are fed by the same signal bc_multiplicador:bloco_controle\|state.S7" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432795 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bc_multiplicador:bloco_controle\|mP " "Latch bc_multiplicador:bloco_controle\|mP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bc_multiplicador:bloco_controle\|state.S1 " "Ports D and ENA on the latch are fed by the same signal bc_multiplicador:bloco_controle\|state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432795 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[1\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[1\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432795 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[2\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[2\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[3\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[4\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[5\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[6\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bo_multiplicador:bloco_operativo\|teste:test\|p\[7\] " "Latch bo_multiplicador:bloco_operativo\|teste:test\|p\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal bo_multiplicador:bloco_operativo\|registrador:regB\|q\[3\]" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "teste.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/teste.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bc_multiplicador:bloco_controle\|cA " "Latch bc_multiplicador:bloco_controle\|cA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bc_multiplicador:bloco_controle\|state.S1 " "Ports D and ENA on the latch are fed by the same signal bc_multiplicador:bloco_controle\|state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655523432796 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655523432796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pronto GND " "Pin \"pronto\" is stuck at GND" {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655523432855 "|multiplicador_v1|pronto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655523432855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655523432914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655523433076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655523433076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655523433186 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655523433186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655523433186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655523433186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655523433197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 00:37:13 2022 " "Processing ended: Sat Jun 18 00:37:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655523433197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655523433197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655523433197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655523433197 ""}
