<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exercise03.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ALU.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AdderSub16Bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AdderSub16Bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AdderSub16Bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AdderSub16Bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AdderSub16Bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AdderSub16Bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AdderSub16Bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AdderSub16Bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AdderSub16Bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AdderSub16Bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AdderSub16Bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AdderSub16Bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AdderSub16Bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AdderSub16Bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AdderSub16Bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AdderSub16Bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AdderSub16Bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AdderSub16Bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AdderSub16Bit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AdderSub16Bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AdderSub16Bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AdderSub16Bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AdderSub16Bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AdderSub16Bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AdderSub16Bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AdderSub16Bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AdderSub16Bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AdderSub16Bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AdderSub16Bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AdderSub16Bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AdderSub16Bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AdderSub16Bit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AdderSub16Bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ArithmeticRightShifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ArithmeticRightShifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ArithmeticRightShifter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicalLeftShifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicalLeftShifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LogicalLeftShifter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicalRightShifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicalRightShifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LogicalRightShifter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicalUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicalUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LogicalUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier_8.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplier_8.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplier_8.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier_8_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Multiplier_8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Multiplier_8_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier_8_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux7_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux7_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux7_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Variable_Shifter_16.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Variable_Shifter_16.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Variable_Shifter_16.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458072237" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458072237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458072389" xil_pn:in_ck="955563923547056205" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458072389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTestBench.vhd"/>
      <outfile xil_pn:name="Adder16Bit.vhd"/>
      <outfile xil_pn:name="ArithmeticRightShifter.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="LogicalLeftShifter.vhd"/>
      <outfile xil_pn:name="LogicalRightShifter.vhd"/>
      <outfile xil_pn:name="LogicalUnit.vhd"/>
      <outfile xil_pn:name="MUX7_1.vhd"/>
      <outfile xil_pn:name="Multiplier_8.vhd"/>
      <outfile xil_pn:name="Variable_Shifter_16.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458073240" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7817588376802554637" xil_pn:start_ts="1458073240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458073240" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3343946932872691317" xil_pn:start_ts="1458073240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458072237" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3927397424315717522" xil_pn:start_ts="1458072237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458072395" xil_pn:in_ck="955563923547056205" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1458072395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTestBench.vhd"/>
      <outfile xil_pn:name="Adder16Bit.vhd"/>
      <outfile xil_pn:name="ArithmeticRightShifter.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="LogicalLeftShifter.vhd"/>
      <outfile xil_pn:name="LogicalRightShifter.vhd"/>
      <outfile xil_pn:name="LogicalUnit.vhd"/>
      <outfile xil_pn:name="MUX7_1.vhd"/>
      <outfile xil_pn:name="Multiplier_8.vhd"/>
      <outfile xil_pn:name="Variable_Shifter_16.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458074007" xil_pn:in_ck="955563923547056205" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1458074003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.fdo"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1458058944" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458058944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458058952" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5700858601410122812" xil_pn:start_ts="1458058951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
