// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.759313,HLS_SYN_LAT=10,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=899,HLS_SYN_LUT=2186,HLS_VERSION=2022_1}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_o_2_din,
        d_o_2_full_n,
        d_o_2_write,
        d_o_3_din,
        d_o_3_full_n,
        d_o_3_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_2_address0,
        d_i_2_ce0,
        d_i_2_q0,
        d_i_2_address1,
        d_i_2_ce1,
        d_i_2_q1,
        d_i_3_address0,
        d_i_3_ce0,
        d_i_3_q0,
        d_i_3_address1,
        d_i_3_ce1,
        d_i_3_q1
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [15:0] d_o_2_din;
input   d_o_2_full_n;
output   d_o_2_write;
output  [15:0] d_o_3_din;
input   d_o_3_full_n;
output   d_o_3_write;
output  [2:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [2:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [2:0] d_i_2_address0;
output   d_i_2_ce0;
input  [15:0] d_i_2_q0;
output  [2:0] d_i_2_address1;
output   d_i_2_ce1;
input  [15:0] d_i_2_q1;
output  [2:0] d_i_3_address0;
output   d_i_3_ce0;
input  [15:0] d_i_3_q0;
output  [2:0] d_i_3_address1;
output   d_i_3_ce1;
input  [15:0] d_i_3_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[15:0] d_o_2_din;
reg d_o_2_write;
reg[15:0] d_o_3_din;
reg d_o_3_write;
reg[2:0] d_i_0_address0;
reg d_i_0_ce0;
reg[2:0] d_i_1_address0;
reg d_i_1_ce0;
reg[2:0] d_i_2_address0;
reg d_i_2_ce0;
reg[2:0] d_i_2_address1;
reg d_i_2_ce1;
reg[2:0] d_i_3_address0;
reg d_i_3_ce0;
reg[2:0] d_i_3_address1;
reg d_i_3_ce1;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    d_o_1_blk_n;
reg    d_o_2_blk_n;
reg    d_o_3_blk_n;
reg  signed [15:0] reg_412;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
reg    ap_block_state9;
reg  signed [15:0] reg_416;
reg  signed [15:0] reg_421;
reg  signed [15:0] reg_426;
reg  signed [15:0] reg_431;
reg  signed [15:0] reg_436;
reg  signed [15:0] d_i_0_load_reg_1144;
wire   [15:0] add_ln69_fu_449_p2;
reg   [15:0] add_ln69_reg_1149;
wire   [16:0] add_ln67_1_fu_467_p2;
reg   [16:0] add_ln67_1_reg_1170;
wire   [16:0] add_ln67_5_fu_477_p2;
reg   [16:0] add_ln67_5_reg_1175;
wire   [15:0] add_ln69_1_fu_498_p2;
reg   [15:0] add_ln69_1_reg_1185;
wire   [15:0] add_ln69_8_fu_508_p2;
reg   [15:0] add_ln69_8_reg_1196;
wire   [15:0] add_ln69_16_fu_517_p2;
reg   [15:0] add_ln69_16_reg_1206;
wire   [16:0] add_ln67_9_fu_592_p2;
reg   [16:0] add_ln67_9_reg_1217;
wire   [15:0] add_ln69_2_fu_610_p2;
reg   [15:0] add_ln69_2_reg_1227;
wire   [15:0] add_ln69_9_fu_616_p2;
reg   [15:0] add_ln69_9_reg_1238;
wire   [15:0] add_ln69_17_fu_625_p2;
reg   [15:0] add_ln69_17_reg_1248;
wire   [16:0] add_ln67_13_fu_676_p2;
reg   [16:0] add_ln67_13_reg_1259;
wire   [15:0] add_ln69_3_fu_694_p2;
reg   [15:0] add_ln69_3_reg_1269;
wire   [15:0] add_ln69_10_fu_700_p2;
reg   [15:0] add_ln69_10_reg_1280;
wire   [15:0] add_ln69_18_fu_709_p2;
reg   [15:0] add_ln69_18_reg_1290;
wire   [16:0] add_ln67_17_fu_760_p2;
reg   [16:0] add_ln67_17_reg_1301;
wire   [15:0] add_ln69_4_fu_778_p2;
reg   [15:0] add_ln69_4_reg_1311;
wire   [15:0] add_ln69_11_fu_784_p2;
reg   [15:0] add_ln69_11_reg_1322;
wire   [15:0] add_ln69_19_fu_793_p2;
reg   [15:0] add_ln69_19_reg_1332;
wire   [16:0] add_ln67_21_fu_844_p2;
reg   [16:0] add_ln67_21_reg_1343;
wire   [15:0] add_ln69_5_fu_862_p2;
reg   [15:0] add_ln69_5_reg_1353;
wire   [15:0] add_ln69_12_fu_868_p2;
reg   [15:0] add_ln69_12_reg_1364;
wire   [15:0] add_ln69_20_fu_877_p2;
reg   [15:0] add_ln69_20_reg_1374;
wire   [16:0] add_ln67_25_fu_928_p2;
reg   [16:0] add_ln67_25_reg_1385;
wire   [15:0] add_ln69_6_fu_946_p2;
reg   [15:0] add_ln69_6_reg_1395;
wire   [15:0] add_ln69_13_fu_952_p2;
reg   [15:0] add_ln69_13_reg_1406;
wire   [15:0] add_ln69_21_fu_961_p2;
reg   [15:0] add_ln69_21_reg_1416;
wire   [16:0] add_ln67_29_fu_1012_p2;
reg   [16:0] add_ln67_29_reg_1422;
wire   [15:0] add_ln69_7_fu_1030_p2;
reg   [15:0] add_ln69_7_reg_1427;
wire   [15:0] add_ln69_14_fu_1036_p2;
reg   [15:0] add_ln69_14_reg_1433;
wire   [15:0] add_ln69_22_fu_1045_p2;
reg   [15:0] add_ln69_22_reg_1438;
wire   [15:0] add_ln69_15_fu_1088_p2;
reg   [15:0] add_ln69_15_reg_1444;
wire   [15:0] add_ln69_23_fu_1093_p2;
reg   [15:0] add_ln69_23_reg_1449;
wire   [31:0] temp_fu_545_p2;
wire   [31:0] temp_1_fu_576_p2;
wire   [31:0] temp_2_fu_660_p2;
wire   [31:0] temp_3_fu_744_p2;
wire   [31:0] temp_4_fu_828_p2;
wire   [31:0] temp_5_fu_912_p2;
wire   [31:0] temp_6_fu_996_p2;
wire   [31:0] temp_7_fu_1076_p2;
reg    ap_block_state10;
reg    ap_block_state11;
wire   [15:0] add_ln69_24_fu_635_p2;
wire   [15:0] add_ln69_25_fu_719_p2;
wire   [15:0] add_ln69_26_fu_803_p2;
wire   [15:0] add_ln69_27_fu_887_p2;
wire   [15:0] add_ln69_28_fu_971_p2;
wire   [15:0] add_ln69_29_fu_1051_p2;
wire   [15:0] add_ln69_30_fu_1099_p2;
wire   [15:0] add_ln69_31_fu_1105_p2;
wire  signed [15:0] add_ln69_fu_449_p0;
wire   [15:0] trunc_ln67_fu_445_p1;
wire  signed [15:0] sext_ln69_8_fu_455_p0;
wire  signed [15:0] sext_ln69_9_fu_459_p0;
wire  signed [15:0] sext_ln67_8_fu_463_p0;
wire  signed [16:0] sext_ln69_8_fu_455_p1;
wire  signed [16:0] sext_ln67_8_fu_463_p1;
wire  signed [15:0] sext_ln67_11_fu_473_p0;
wire  signed [16:0] sext_ln69_9_fu_459_p1;
wire  signed [16:0] sext_ln67_11_fu_473_p1;
wire  signed [15:0] sext_ln67_1_fu_490_p0;
wire  signed [15:0] add_ln69_1_fu_498_p0;
wire   [15:0] trunc_ln67_1_fu_494_p1;
wire  signed [15:0] sext_ln69_1_fu_513_p0;
wire  signed [15:0] sext_ln69_10_fu_523_p0;
wire  signed [31:0] sext_ln67_fu_483_p1;
wire  signed [17:0] sext_ln67_9_fu_532_p1;
wire  signed [17:0] sext_ln69_fu_504_p1;
wire   [17:0] add_ln67_2_fu_535_p2;
wire  signed [31:0] sext_ln67_10_fu_541_p1;
wire   [31:0] add_ln67_fu_527_p2;
wire  signed [31:0] sext_ln67_1_fu_490_p1;
wire  signed [17:0] sext_ln67_12_fu_563_p1;
wire  signed [17:0] sext_ln69_1_fu_513_p1;
wire   [17:0] add_ln67_6_fu_566_p2;
wire  signed [31:0] sext_ln67_13_fu_572_p1;
wire   [31:0] add_ln67_4_fu_557_p2;
wire  signed [15:0] sext_ln67_14_fu_588_p0;
wire  signed [16:0] sext_ln69_10_fu_523_p1;
wire  signed [16:0] sext_ln67_14_fu_588_p1;
wire  signed [15:0] sext_ln67_2_fu_602_p0;
wire  signed [15:0] add_ln69_2_fu_610_p0;
wire   [15:0] trunc_ln67_2_fu_606_p1;
wire  signed [15:0] sext_ln69_2_fu_621_p0;
wire  signed [15:0] sext_ln69_11_fu_631_p0;
wire  signed [31:0] sext_ln67_2_fu_602_p1;
wire  signed [17:0] sext_ln67_15_fu_647_p1;
wire  signed [17:0] sext_ln69_2_fu_621_p1;
wire   [17:0] add_ln67_10_fu_650_p2;
wire  signed [31:0] sext_ln67_16_fu_656_p1;
wire   [31:0] add_ln67_8_fu_641_p2;
wire  signed [15:0] sext_ln67_17_fu_672_p0;
wire  signed [16:0] sext_ln69_11_fu_631_p1;
wire  signed [16:0] sext_ln67_17_fu_672_p1;
wire  signed [15:0] sext_ln67_3_fu_686_p0;
wire  signed [15:0] add_ln69_3_fu_694_p0;
wire   [15:0] trunc_ln67_3_fu_690_p1;
wire  signed [15:0] sext_ln69_3_fu_705_p0;
wire  signed [15:0] sext_ln69_12_fu_715_p0;
wire  signed [31:0] sext_ln67_3_fu_686_p1;
wire  signed [17:0] sext_ln67_18_fu_731_p1;
wire  signed [17:0] sext_ln69_3_fu_705_p1;
wire   [17:0] add_ln67_14_fu_734_p2;
wire  signed [31:0] sext_ln67_19_fu_740_p1;
wire   [31:0] add_ln67_12_fu_725_p2;
wire  signed [15:0] sext_ln67_20_fu_756_p0;
wire  signed [16:0] sext_ln69_12_fu_715_p1;
wire  signed [16:0] sext_ln67_20_fu_756_p1;
wire  signed [15:0] sext_ln67_4_fu_770_p0;
wire  signed [15:0] add_ln69_4_fu_778_p0;
wire   [15:0] trunc_ln67_4_fu_774_p1;
wire  signed [15:0] sext_ln69_4_fu_789_p0;
wire  signed [15:0] sext_ln69_13_fu_799_p0;
wire  signed [31:0] sext_ln67_4_fu_770_p1;
wire  signed [17:0] sext_ln67_21_fu_815_p1;
wire  signed [17:0] sext_ln69_4_fu_789_p1;
wire   [17:0] add_ln67_18_fu_818_p2;
wire  signed [31:0] sext_ln67_22_fu_824_p1;
wire   [31:0] add_ln67_16_fu_809_p2;
wire  signed [15:0] sext_ln67_23_fu_840_p0;
wire  signed [16:0] sext_ln69_13_fu_799_p1;
wire  signed [16:0] sext_ln67_23_fu_840_p1;
wire  signed [15:0] sext_ln67_5_fu_854_p0;
wire  signed [15:0] add_ln69_5_fu_862_p0;
wire   [15:0] trunc_ln67_5_fu_858_p1;
wire  signed [15:0] sext_ln69_5_fu_873_p0;
wire  signed [15:0] sext_ln69_14_fu_883_p0;
wire  signed [31:0] sext_ln67_5_fu_854_p1;
wire  signed [17:0] sext_ln67_24_fu_899_p1;
wire  signed [17:0] sext_ln69_5_fu_873_p1;
wire   [17:0] add_ln67_22_fu_902_p2;
wire  signed [31:0] sext_ln67_25_fu_908_p1;
wire   [31:0] add_ln67_20_fu_893_p2;
wire  signed [15:0] sext_ln67_26_fu_924_p0;
wire  signed [16:0] sext_ln69_14_fu_883_p1;
wire  signed [16:0] sext_ln67_26_fu_924_p1;
wire  signed [15:0] sext_ln67_6_fu_938_p0;
wire  signed [15:0] add_ln69_6_fu_946_p0;
wire   [15:0] trunc_ln67_6_fu_942_p1;
wire  signed [15:0] sext_ln69_6_fu_957_p0;
wire  signed [15:0] sext_ln69_15_fu_967_p0;
wire  signed [31:0] sext_ln67_6_fu_938_p1;
wire  signed [17:0] sext_ln67_27_fu_983_p1;
wire  signed [17:0] sext_ln69_6_fu_957_p1;
wire   [17:0] add_ln67_26_fu_986_p2;
wire  signed [31:0] sext_ln67_28_fu_992_p1;
wire   [31:0] add_ln67_24_fu_977_p2;
wire  signed [15:0] sext_ln67_29_fu_1008_p0;
wire  signed [16:0] sext_ln69_15_fu_967_p1;
wire  signed [16:0] sext_ln67_29_fu_1008_p1;
wire  signed [15:0] sext_ln67_7_fu_1022_p0;
wire  signed [15:0] add_ln69_7_fu_1030_p0;
wire   [15:0] trunc_ln67_7_fu_1026_p1;
wire  signed [15:0] sext_ln69_7_fu_1041_p0;
wire  signed [31:0] sext_ln67_7_fu_1022_p1;
wire  signed [17:0] sext_ln67_30_fu_1063_p1;
wire  signed [17:0] sext_ln69_7_fu_1041_p1;
wire   [17:0] add_ln67_30_fu_1066_p2;
wire  signed [31:0] sext_ln67_31_fu_1072_p1;
wire   [31:0] add_ln67_28_fu_1057_p2;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_condition_156;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_416 <= d_i_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_416 <= d_i_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_421 <= d_i_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_421 <= d_i_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        reg_426 <= d_i_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        reg_426 <= d_i_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        reg_431 <= d_i_3_q1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_431 <= d_i_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        reg_436 <= d_i_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_436 <= d_i_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        acc_0 <= temp_fu_545_p2;
        acc_1 <= temp_1_fu_576_p2;
        add_ln67_9_reg_1217 <= add_ln67_9_fu_592_p2;
        add_ln69_16_reg_1206 <= add_ln69_16_fu_517_p2;
        add_ln69_1_reg_1185 <= add_ln69_1_fu_498_p2;
        add_ln69_8_reg_1196 <= add_ln69_8_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_2 <= temp_2_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_3 <= temp_3_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        acc_4 <= temp_4_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        acc_5 <= temp_5_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        acc_6 <= temp_6_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        acc_7 <= temp_7_fu_1076_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln67_13_reg_1259 <= add_ln67_13_fu_676_p2;
        add_ln69_17_reg_1248 <= add_ln69_17_fu_625_p2;
        add_ln69_2_reg_1227 <= add_ln69_2_fu_610_p2;
        add_ln69_9_reg_1238 <= add_ln69_9_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln67_17_reg_1301 <= add_ln67_17_fu_760_p2;
        add_ln69_10_reg_1280 <= add_ln69_10_fu_700_p2;
        add_ln69_18_reg_1290 <= add_ln69_18_fu_709_p2;
        add_ln69_3_reg_1269 <= add_ln69_3_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln67_1_reg_1170 <= add_ln67_1_fu_467_p2;
        add_ln67_5_reg_1175 <= add_ln67_5_fu_477_p2;
        add_ln69_reg_1149 <= add_ln69_fu_449_p2;
        d_i_0_load_reg_1144 <= d_i_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln67_21_reg_1343 <= add_ln67_21_fu_844_p2;
        add_ln69_11_reg_1322 <= add_ln69_11_fu_784_p2;
        add_ln69_19_reg_1332 <= add_ln69_19_fu_793_p2;
        add_ln69_4_reg_1311 <= add_ln69_4_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln67_25_reg_1385 <= add_ln67_25_fu_928_p2;
        add_ln69_12_reg_1364 <= add_ln69_12_fu_868_p2;
        add_ln69_20_reg_1374 <= add_ln69_20_fu_877_p2;
        add_ln69_5_reg_1353 <= add_ln69_5_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln67_29_reg_1422 <= add_ln67_29_fu_1012_p2;
        add_ln69_13_reg_1406 <= add_ln69_13_fu_952_p2;
        add_ln69_21_reg_1416 <= add_ln69_21_fu_961_p2;
        add_ln69_6_reg_1395 <= add_ln69_6_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln69_14_reg_1433 <= add_ln69_14_fu_1036_p2;
        add_ln69_22_reg_1438 <= add_ln69_22_fu_1045_p2;
        add_ln69_7_reg_1427 <= add_ln69_7_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln69_15_reg_1444 <= add_ln69_15_fu_1088_p2;
        add_ln69_23_reg_1449 <= add_ln69_23_fu_1093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_412 <= d_i_1_q0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address0 = 64'd0;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_0_ce0 = 1'b1;
    end else begin
        d_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address0 = 64'd0;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_1_ce0 = 1'b1;
    end else begin
        d_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_2_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_2_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_2_address0 = 64'd1;
    end else begin
        d_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_2_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_2_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_2_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_2_address1 = 64'd0;
    end else begin
        d_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_2_ce0 = 1'b1;
    end else begin
        d_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_2_ce1 = 1'b1;
    end else begin
        d_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_3_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_3_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_3_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_3_address0 = 64'd1;
    end else begin
        d_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_3_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_3_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_3_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_3_address1 = 64'd0;
    end else begin
        d_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_i_3_ce0 = 1'b1;
    end else begin
        d_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_3_ce1 = 1'b1;
    end else begin
        d_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_0_blk_n = d_o_0_full_n;
    end else begin
        d_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_0_din = add_ln69_7_reg_1427;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_0_din = add_ln69_6_reg_1395;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_0_din = add_ln69_5_reg_1353;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_0_din = add_ln69_4_reg_1311;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_0_din = add_ln69_3_reg_1269;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_0_din = add_ln69_2_reg_1227;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_0_din = add_ln69_1_reg_1185;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_0_din = add_ln69_reg_1149;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_0_write = 1'b1;
    end else begin
        d_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_1_blk_n = d_o_1_full_n;
    end else begin
        d_o_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_1_din = add_ln69_15_reg_1444;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_1_din = add_ln69_14_reg_1433;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_1_din = add_ln69_13_reg_1406;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_1_din = add_ln69_12_reg_1364;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_1_din = add_ln69_11_reg_1322;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_1_din = add_ln69_10_reg_1280;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_1_din = add_ln69_9_reg_1238;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_1_din = add_ln69_8_reg_1196;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_1_write = 1'b1;
    end else begin
        d_o_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_2_blk_n = d_o_2_full_n;
    end else begin
        d_o_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_2_din = add_ln69_23_reg_1449;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_2_din = add_ln69_22_reg_1438;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_2_din = add_ln69_21_reg_1416;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_2_din = add_ln69_20_reg_1374;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_2_din = add_ln69_19_reg_1332;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_2_din = add_ln69_18_reg_1290;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_2_din = add_ln69_17_reg_1248;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_2_din = add_ln69_16_reg_1206;
        end else begin
            d_o_2_din = 'bx;
        end
    end else begin
        d_o_2_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_2_write = 1'b1;
    end else begin
        d_o_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        d_o_3_blk_n = d_o_3_full_n;
    end else begin
        d_o_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_3_din = add_ln69_31_fu_1105_p2;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_3_din = add_ln69_30_fu_1099_p2;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_3_din = add_ln69_29_fu_1051_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_3_din = add_ln69_28_fu_971_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_3_din = add_ln69_27_fu_887_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_3_din = add_ln69_26_fu_803_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_3_din = add_ln69_25_fu_719_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_3_din = add_ln69_24_fu_635_p2;
        end else begin
            d_o_3_din = 'bx;
        end
    end else begin
        d_o_3_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        d_o_3_write = 1'b1;
    end else begin
        d_o_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_650_p2 = ($signed(sext_ln67_15_fu_647_p1) + $signed(sext_ln69_2_fu_621_p1));

assign add_ln67_12_fu_725_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_686_p1));

assign add_ln67_13_fu_676_p2 = ($signed(sext_ln69_11_fu_631_p1) + $signed(sext_ln67_17_fu_672_p1));

assign add_ln67_14_fu_734_p2 = ($signed(sext_ln67_18_fu_731_p1) + $signed(sext_ln69_3_fu_705_p1));

assign add_ln67_16_fu_809_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_770_p1));

assign add_ln67_17_fu_760_p2 = ($signed(sext_ln69_12_fu_715_p1) + $signed(sext_ln67_20_fu_756_p1));

assign add_ln67_18_fu_818_p2 = ($signed(sext_ln67_21_fu_815_p1) + $signed(sext_ln69_4_fu_789_p1));

assign add_ln67_1_fu_467_p2 = ($signed(sext_ln69_8_fu_455_p1) + $signed(sext_ln67_8_fu_463_p1));

assign add_ln67_20_fu_893_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_854_p1));

assign add_ln67_21_fu_844_p2 = ($signed(sext_ln69_13_fu_799_p1) + $signed(sext_ln67_23_fu_840_p1));

assign add_ln67_22_fu_902_p2 = ($signed(sext_ln67_24_fu_899_p1) + $signed(sext_ln69_5_fu_873_p1));

assign add_ln67_24_fu_977_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_938_p1));

assign add_ln67_25_fu_928_p2 = ($signed(sext_ln69_14_fu_883_p1) + $signed(sext_ln67_26_fu_924_p1));

assign add_ln67_26_fu_986_p2 = ($signed(sext_ln67_27_fu_983_p1) + $signed(sext_ln69_6_fu_957_p1));

assign add_ln67_28_fu_1057_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_1022_p1));

assign add_ln67_29_fu_1012_p2 = ($signed(sext_ln69_15_fu_967_p1) + $signed(sext_ln67_29_fu_1008_p1));

assign add_ln67_2_fu_535_p2 = ($signed(sext_ln67_9_fu_532_p1) + $signed(sext_ln69_fu_504_p1));

assign add_ln67_30_fu_1066_p2 = ($signed(sext_ln67_30_fu_1063_p1) + $signed(sext_ln69_7_fu_1041_p1));

assign add_ln67_4_fu_557_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_490_p1));

assign add_ln67_5_fu_477_p2 = ($signed(sext_ln69_9_fu_459_p1) + $signed(sext_ln67_11_fu_473_p1));

assign add_ln67_6_fu_566_p2 = ($signed(sext_ln67_12_fu_563_p1) + $signed(sext_ln69_1_fu_513_p1));

assign add_ln67_8_fu_641_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_602_p1));

assign add_ln67_9_fu_592_p2 = ($signed(sext_ln69_10_fu_523_p1) + $signed(sext_ln67_14_fu_588_p1));

assign add_ln67_fu_527_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_483_p1));

assign add_ln69_10_fu_700_p2 = ($signed(reg_412) + $signed(add_ln69_2_reg_1227));

assign add_ln69_11_fu_784_p2 = ($signed(reg_412) + $signed(add_ln69_3_reg_1269));

assign add_ln69_12_fu_868_p2 = ($signed(reg_412) + $signed(add_ln69_4_reg_1311));

assign add_ln69_13_fu_952_p2 = ($signed(reg_412) + $signed(add_ln69_5_reg_1353));

assign add_ln69_14_fu_1036_p2 = ($signed(reg_412) + $signed(add_ln69_6_reg_1395));

assign add_ln69_15_fu_1088_p2 = ($signed(reg_412) + $signed(add_ln69_7_reg_1427));

assign add_ln69_16_fu_517_p2 = ($signed(reg_416) + $signed(add_ln69_8_fu_508_p2));

assign add_ln69_17_fu_625_p2 = ($signed(reg_421) + $signed(add_ln69_9_fu_616_p2));

assign add_ln69_18_fu_709_p2 = ($signed(reg_416) + $signed(add_ln69_10_fu_700_p2));

assign add_ln69_19_fu_793_p2 = ($signed(reg_421) + $signed(add_ln69_11_fu_784_p2));

assign add_ln69_1_fu_498_p0 = d_i_0_q0;

assign add_ln69_1_fu_498_p2 = ($signed(add_ln69_1_fu_498_p0) + $signed(trunc_ln67_1_fu_494_p1));

assign add_ln69_20_fu_877_p2 = ($signed(reg_416) + $signed(add_ln69_12_fu_868_p2));

assign add_ln69_21_fu_961_p2 = ($signed(reg_421) + $signed(add_ln69_13_fu_952_p2));

assign add_ln69_22_fu_1045_p2 = ($signed(reg_416) + $signed(add_ln69_14_fu_1036_p2));

assign add_ln69_23_fu_1093_p2 = ($signed(reg_421) + $signed(add_ln69_15_fu_1088_p2));

assign add_ln69_24_fu_635_p2 = ($signed(reg_426) + $signed(add_ln69_16_reg_1206));

assign add_ln69_25_fu_719_p2 = ($signed(reg_431) + $signed(add_ln69_17_reg_1248));

assign add_ln69_26_fu_803_p2 = ($signed(reg_436) + $signed(add_ln69_18_reg_1290));

assign add_ln69_27_fu_887_p2 = ($signed(reg_426) + $signed(add_ln69_19_reg_1332));

assign add_ln69_28_fu_971_p2 = ($signed(reg_431) + $signed(add_ln69_20_reg_1374));

assign add_ln69_29_fu_1051_p2 = ($signed(reg_436) + $signed(add_ln69_21_reg_1416));

assign add_ln69_2_fu_610_p0 = d_i_0_q0;

assign add_ln69_2_fu_610_p2 = ($signed(add_ln69_2_fu_610_p0) + $signed(trunc_ln67_2_fu_606_p1));

assign add_ln69_30_fu_1099_p2 = ($signed(reg_426) + $signed(add_ln69_22_reg_1438));

assign add_ln69_31_fu_1105_p2 = ($signed(reg_431) + $signed(add_ln69_23_reg_1449));

assign add_ln69_3_fu_694_p0 = d_i_0_q0;

assign add_ln69_3_fu_694_p2 = ($signed(add_ln69_3_fu_694_p0) + $signed(trunc_ln67_3_fu_690_p1));

assign add_ln69_4_fu_778_p0 = d_i_0_q0;

assign add_ln69_4_fu_778_p2 = ($signed(add_ln69_4_fu_778_p0) + $signed(trunc_ln67_4_fu_774_p1));

assign add_ln69_5_fu_862_p0 = d_i_0_q0;

assign add_ln69_5_fu_862_p2 = ($signed(add_ln69_5_fu_862_p0) + $signed(trunc_ln67_5_fu_858_p1));

assign add_ln69_6_fu_946_p0 = d_i_0_q0;

assign add_ln69_6_fu_946_p2 = ($signed(add_ln69_6_fu_946_p0) + $signed(trunc_ln67_6_fu_942_p1));

assign add_ln69_7_fu_1030_p0 = d_i_0_q0;

assign add_ln69_7_fu_1030_p2 = ($signed(add_ln69_7_fu_1030_p0) + $signed(trunc_ln67_7_fu_1026_p1));

assign add_ln69_8_fu_508_p2 = ($signed(reg_412) + $signed(add_ln69_reg_1149));

assign add_ln69_9_fu_616_p2 = ($signed(reg_412) + $signed(add_ln69_1_reg_1185));

assign add_ln69_fu_449_p0 = d_i_0_q0;

assign add_ln69_fu_449_p2 = ($signed(add_ln69_fu_449_p0) + $signed(trunc_ln67_fu_445_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_156 = ~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

assign sext_ln67_10_fu_541_p1 = $signed(add_ln67_2_fu_535_p2);

assign sext_ln67_11_fu_473_p0 = d_i_3_q0;

assign sext_ln67_11_fu_473_p1 = sext_ln67_11_fu_473_p0;

assign sext_ln67_12_fu_563_p1 = $signed(add_ln67_5_reg_1175);

assign sext_ln67_13_fu_572_p1 = $signed(add_ln67_6_fu_566_p2);

assign sext_ln67_14_fu_588_p0 = d_i_3_q0;

assign sext_ln67_14_fu_588_p1 = sext_ln67_14_fu_588_p0;

assign sext_ln67_15_fu_647_p1 = $signed(add_ln67_9_reg_1217);

assign sext_ln67_16_fu_656_p1 = $signed(add_ln67_10_fu_650_p2);

assign sext_ln67_17_fu_672_p0 = d_i_3_q1;

assign sext_ln67_17_fu_672_p1 = sext_ln67_17_fu_672_p0;

assign sext_ln67_18_fu_731_p1 = $signed(add_ln67_13_reg_1259);

assign sext_ln67_19_fu_740_p1 = $signed(add_ln67_14_fu_734_p2);

assign sext_ln67_1_fu_490_p0 = d_i_0_q0;

assign sext_ln67_1_fu_490_p1 = sext_ln67_1_fu_490_p0;

assign sext_ln67_20_fu_756_p0 = d_i_3_q0;

assign sext_ln67_20_fu_756_p1 = sext_ln67_20_fu_756_p0;

assign sext_ln67_21_fu_815_p1 = $signed(add_ln67_17_reg_1301);

assign sext_ln67_22_fu_824_p1 = $signed(add_ln67_18_fu_818_p2);

assign sext_ln67_23_fu_840_p0 = d_i_3_q1;

assign sext_ln67_23_fu_840_p1 = sext_ln67_23_fu_840_p0;

assign sext_ln67_24_fu_899_p1 = $signed(add_ln67_21_reg_1343);

assign sext_ln67_25_fu_908_p1 = $signed(add_ln67_22_fu_902_p2);

assign sext_ln67_26_fu_924_p0 = d_i_3_q0;

assign sext_ln67_26_fu_924_p1 = sext_ln67_26_fu_924_p0;

assign sext_ln67_27_fu_983_p1 = $signed(add_ln67_25_reg_1385);

assign sext_ln67_28_fu_992_p1 = $signed(add_ln67_26_fu_986_p2);

assign sext_ln67_29_fu_1008_p0 = d_i_3_q1;

assign sext_ln67_29_fu_1008_p1 = sext_ln67_29_fu_1008_p0;

assign sext_ln67_2_fu_602_p0 = d_i_0_q0;

assign sext_ln67_2_fu_602_p1 = sext_ln67_2_fu_602_p0;

assign sext_ln67_30_fu_1063_p1 = $signed(add_ln67_29_reg_1422);

assign sext_ln67_31_fu_1072_p1 = $signed(add_ln67_30_fu_1066_p2);

assign sext_ln67_3_fu_686_p0 = d_i_0_q0;

assign sext_ln67_3_fu_686_p1 = sext_ln67_3_fu_686_p0;

assign sext_ln67_4_fu_770_p0 = d_i_0_q0;

assign sext_ln67_4_fu_770_p1 = sext_ln67_4_fu_770_p0;

assign sext_ln67_5_fu_854_p0 = d_i_0_q0;

assign sext_ln67_5_fu_854_p1 = sext_ln67_5_fu_854_p0;

assign sext_ln67_6_fu_938_p0 = d_i_0_q0;

assign sext_ln67_6_fu_938_p1 = sext_ln67_6_fu_938_p0;

assign sext_ln67_7_fu_1022_p0 = d_i_0_q0;

assign sext_ln67_7_fu_1022_p1 = sext_ln67_7_fu_1022_p0;

assign sext_ln67_8_fu_463_p0 = d_i_3_q1;

assign sext_ln67_8_fu_463_p1 = sext_ln67_8_fu_463_p0;

assign sext_ln67_9_fu_532_p1 = $signed(add_ln67_1_reg_1170);

assign sext_ln67_fu_483_p1 = d_i_0_load_reg_1144;

assign sext_ln69_10_fu_523_p0 = d_i_2_q0;

assign sext_ln69_10_fu_523_p1 = sext_ln69_10_fu_523_p0;

assign sext_ln69_11_fu_631_p0 = d_i_2_q1;

assign sext_ln69_11_fu_631_p1 = sext_ln69_11_fu_631_p0;

assign sext_ln69_12_fu_715_p0 = d_i_2_q0;

assign sext_ln69_12_fu_715_p1 = sext_ln69_12_fu_715_p0;

assign sext_ln69_13_fu_799_p0 = d_i_2_q1;

assign sext_ln69_13_fu_799_p1 = sext_ln69_13_fu_799_p0;

assign sext_ln69_14_fu_883_p0 = d_i_2_q0;

assign sext_ln69_14_fu_883_p1 = sext_ln69_14_fu_883_p0;

assign sext_ln69_15_fu_967_p0 = d_i_2_q1;

assign sext_ln69_15_fu_967_p1 = sext_ln69_15_fu_967_p0;

assign sext_ln69_1_fu_513_p0 = d_i_1_q0;

assign sext_ln69_1_fu_513_p1 = sext_ln69_1_fu_513_p0;

assign sext_ln69_2_fu_621_p0 = d_i_1_q0;

assign sext_ln69_2_fu_621_p1 = sext_ln69_2_fu_621_p0;

assign sext_ln69_3_fu_705_p0 = d_i_1_q0;

assign sext_ln69_3_fu_705_p1 = sext_ln69_3_fu_705_p0;

assign sext_ln69_4_fu_789_p0 = d_i_1_q0;

assign sext_ln69_4_fu_789_p1 = sext_ln69_4_fu_789_p0;

assign sext_ln69_5_fu_873_p0 = d_i_1_q0;

assign sext_ln69_5_fu_873_p1 = sext_ln69_5_fu_873_p0;

assign sext_ln69_6_fu_957_p0 = d_i_1_q0;

assign sext_ln69_6_fu_957_p1 = sext_ln69_6_fu_957_p0;

assign sext_ln69_7_fu_1041_p0 = d_i_1_q0;

assign sext_ln69_7_fu_1041_p1 = sext_ln69_7_fu_1041_p0;

assign sext_ln69_8_fu_455_p0 = d_i_2_q1;

assign sext_ln69_8_fu_455_p1 = sext_ln69_8_fu_455_p0;

assign sext_ln69_9_fu_459_p0 = d_i_2_q0;

assign sext_ln69_9_fu_459_p1 = sext_ln69_9_fu_459_p0;

assign sext_ln69_fu_504_p1 = reg_412;

assign temp_1_fu_576_p2 = ($signed(sext_ln67_13_fu_572_p1) + $signed(add_ln67_4_fu_557_p2));

assign temp_2_fu_660_p2 = ($signed(sext_ln67_16_fu_656_p1) + $signed(add_ln67_8_fu_641_p2));

assign temp_3_fu_744_p2 = ($signed(sext_ln67_19_fu_740_p1) + $signed(add_ln67_12_fu_725_p2));

assign temp_4_fu_828_p2 = ($signed(sext_ln67_22_fu_824_p1) + $signed(add_ln67_16_fu_809_p2));

assign temp_5_fu_912_p2 = ($signed(sext_ln67_25_fu_908_p1) + $signed(add_ln67_20_fu_893_p2));

assign temp_6_fu_996_p2 = ($signed(sext_ln67_28_fu_992_p1) + $signed(add_ln67_24_fu_977_p2));

assign temp_7_fu_1076_p2 = ($signed(sext_ln67_31_fu_1072_p1) + $signed(add_ln67_28_fu_1057_p2));

assign temp_fu_545_p2 = ($signed(sext_ln67_10_fu_541_p1) + $signed(add_ln67_fu_527_p2));

assign trunc_ln67_1_fu_494_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_606_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_690_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_774_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_858_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_942_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_1026_p1 = acc_7[15:0];

assign trunc_ln67_fu_445_p1 = acc_0[15:0];

endmodule //array_io
