{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574845009966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574845009969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 16:56:49 2019 " "Processing started: Wed Nov 27 16:56:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574845009969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574845009969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full_adder -c full_adder " "Command: quartus_sta full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574845009970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574845010242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574845010622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574845010623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574845010767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574845010767 ""}
{ "Info" "ISTA_SDC_FOUND" "full_adder.sdc " "Reading SDC File: 'full_adder.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1574845011280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 41 KEY\[1\] port " "Ignored filter at full_adder.sdc(41): KEY\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock full_adder.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at full_adder.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{KEY\[1\]\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{KEY\[1\]\}\] " "create_clock -name \{KEY\[1\]\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011286 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 60 KEY\[1\] clock " "Ignored filter at full_adder.sdc(60): KEY\[1\] could not be matched with a clock" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 60 Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(60): Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011288 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 60 Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(60): Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 61 Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(61): Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011290 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 61 Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(61): Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 62 Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(62): Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011290 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 62 Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(62): Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 63 Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(63): Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011292 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 63 Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(63): Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 70 SW\[0\] port " "Ignored filter at full_adder.sdc(70): SW\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011298 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(70): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 71 SW\[1\] port " "Ignored filter at full_adder.sdc(71): SW\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011305 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(71): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 72 SW\[2\] port " "Ignored filter at full_adder.sdc(72): SW\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011309 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(72): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 73 SW\[3\] port " "Ignored filter at full_adder.sdc(73): SW\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011313 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(73): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 74 SW\[4\] port " "Ignored filter at full_adder.sdc(74): SW\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011315 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(74): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 75 SW\[5\] port " "Ignored filter at full_adder.sdc(75): SW\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011316 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(75): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 76 SW\[6\] port " "Ignored filter at full_adder.sdc(76): SW\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011317 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(76): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 77 SW\[7\] port " "Ignored filter at full_adder.sdc(77): SW\[7\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011319 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(77): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 78 SW\[8\] port " "Ignored filter at full_adder.sdc(78): SW\[8\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011320 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(78): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 79 SW\[9\] port " "Ignored filter at full_adder.sdc(79): SW\[9\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011322 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(79): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 80 SW\[10\] port " "Ignored filter at full_adder.sdc(80): SW\[10\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011323 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(80): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 81 SW\[11\] port " "Ignored filter at full_adder.sdc(81): SW\[11\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011325 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(81): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 82 SW\[12\] port " "Ignored filter at full_adder.sdc(82): SW\[12\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011326 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(82): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 83 SW\[13\] port " "Ignored filter at full_adder.sdc(83): SW\[13\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011328 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(83): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 84 SW\[14\] port " "Ignored filter at full_adder.sdc(84): SW\[14\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011330 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(84): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 85 SW\[15\] port " "Ignored filter at full_adder.sdc(85): SW\[15\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011331 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(85): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 86 SW\[16\] port " "Ignored filter at full_adder.sdc(86): SW\[16\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[16\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011332 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(86): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 93 HEX0\[0\] port " "Ignored filter at full_adder.sdc(93): HEX0\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011334 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 93 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(93): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 94 HEX0\[1\] port " "Ignored filter at full_adder.sdc(94): HEX0\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011336 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 94 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(94): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 95 HEX0\[2\] port " "Ignored filter at full_adder.sdc(95): HEX0\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011337 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 95 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(95): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 96 HEX0\[3\] port " "Ignored filter at full_adder.sdc(96): HEX0\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011340 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 96 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(96): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 97 HEX0\[4\] port " "Ignored filter at full_adder.sdc(97): HEX0\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 97 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(97): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 98 HEX0\[5\] port " "Ignored filter at full_adder.sdc(98): HEX0\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 98 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(98): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 99 HEX0\[6\] port " "Ignored filter at full_adder.sdc(99): HEX0\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011344 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 99 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(99): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 100 HEX1\[0\] port " "Ignored filter at full_adder.sdc(100): HEX1\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011345 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 100 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(100): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 101 HEX1\[1\] port " "Ignored filter at full_adder.sdc(101): HEX1\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 101 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(101): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 102 HEX1\[2\] port " "Ignored filter at full_adder.sdc(102): HEX1\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 102 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(102): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 103 HEX1\[3\] port " "Ignored filter at full_adder.sdc(103): HEX1\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011347 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(103): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 104 HEX1\[4\] port " "Ignored filter at full_adder.sdc(104): HEX1\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 104 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(104): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 105 HEX1\[5\] port " "Ignored filter at full_adder.sdc(105): HEX1\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 105 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(105): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 106 HEX1\[6\] port " "Ignored filter at full_adder.sdc(106): HEX1\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011349 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(106): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 107 HEX4\[0\] port " "Ignored filter at full_adder.sdc(107): HEX4\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 107 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(107): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 108 HEX4\[1\] port " "Ignored filter at full_adder.sdc(108): HEX4\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 108 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011351 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(108): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 109 HEX4\[2\] port " "Ignored filter at full_adder.sdc(109): HEX4\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 109 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(109): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 110 HEX4\[3\] port " "Ignored filter at full_adder.sdc(110): HEX4\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 110 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(110): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 111 HEX4\[4\] port " "Ignored filter at full_adder.sdc(111): HEX4\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 111 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011353 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(111): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 112 HEX4\[5\] port " "Ignored filter at full_adder.sdc(112): HEX4\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011354 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(112): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 113 HEX4\[6\] port " "Ignored filter at full_adder.sdc(113): HEX4\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 113 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011355 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(113): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 114 HEX5\[0\] port " "Ignored filter at full_adder.sdc(114): HEX5\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 114 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011356 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(114): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 115 HEX5\[1\] port " "Ignored filter at full_adder.sdc(115): HEX5\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011357 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(115): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 116 HEX5\[2\] port " "Ignored filter at full_adder.sdc(116): HEX5\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 116 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011358 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(116): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 117 HEX5\[3\] port " "Ignored filter at full_adder.sdc(117): HEX5\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 117 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011359 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(117): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 118 HEX5\[4\] port " "Ignored filter at full_adder.sdc(118): HEX5\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 118 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011360 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(118): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 119 HEX5\[5\] port " "Ignored filter at full_adder.sdc(119): HEX5\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 119 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011362 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(119): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 120 HEX5\[6\] port " "Ignored filter at full_adder.sdc(120): HEX5\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 120 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011363 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(120): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 121 HEX6\[0\] port " "Ignored filter at full_adder.sdc(121): HEX6\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 121 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011364 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 121 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(121): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 122 HEX6\[1\] port " "Ignored filter at full_adder.sdc(122): HEX6\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 122 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011366 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 122 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(122): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 123 HEX6\[2\] port " "Ignored filter at full_adder.sdc(123): HEX6\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 123 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011367 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 123 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(123): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 124 HEX6\[3\] port " "Ignored filter at full_adder.sdc(124): HEX6\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 124 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011368 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 124 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(124): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 125 HEX6\[4\] port " "Ignored filter at full_adder.sdc(125): HEX6\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 125 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011370 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 125 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(125): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 126 HEX6\[5\] port " "Ignored filter at full_adder.sdc(126): HEX6\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 126 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011371 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 126 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(126): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 127 HEX6\[6\] port " "Ignored filter at full_adder.sdc(127): HEX6\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 127 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 127 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(127): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 128 HEX7\[0\] port " "Ignored filter at full_adder.sdc(128): HEX7\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 128 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 128 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(128): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 129 HEX7\[1\] port " "Ignored filter at full_adder.sdc(129): HEX7\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 129 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 129 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(129): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 130 HEX7\[2\] port " "Ignored filter at full_adder.sdc(130): HEX7\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 130 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(130): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 131 HEX7\[3\] port " "Ignored filter at full_adder.sdc(131): HEX7\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 131 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011375 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(131): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 132 HEX7\[4\] port " "Ignored filter at full_adder.sdc(132): HEX7\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 132 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011376 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(132): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 133 HEX7\[5\] port " "Ignored filter at full_adder.sdc(133): HEX7\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 133 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(133): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 134 HEX7\[6\] port " "Ignored filter at full_adder.sdc(134): HEX7\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 134 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(134): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 135 LEDG\[8\] port " "Ignored filter at full_adder.sdc(135): LEDG\[8\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 135 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDG\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDG\[8\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011378 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(135): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 136 LEDR\[0\] port " "Ignored filter at full_adder.sdc(136): LEDR\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 136 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011379 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 136 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(136): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 137 LEDR\[1\] port " "Ignored filter at full_adder.sdc(137): LEDR\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 137 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011380 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 137 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(137): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 138 LEDR\[2\] port " "Ignored filter at full_adder.sdc(138): LEDR\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 138 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011381 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(138): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 139 LEDR\[3\] port " "Ignored filter at full_adder.sdc(139): LEDR\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 139 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(139): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 140 LEDR\[4\] port " "Ignored filter at full_adder.sdc(140): LEDR\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 140 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(140): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 141 LEDR\[5\] port " "Ignored filter at full_adder.sdc(141): LEDR\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 141 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011383 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(141): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 142 LEDR\[6\] port " "Ignored filter at full_adder.sdc(142): LEDR\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 142 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011384 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(142): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 143 LEDR\[7\] port " "Ignored filter at full_adder.sdc(143): LEDR\[7\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1574845011384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 143 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574845011385 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(143): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1574845011385 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574845011399 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574845011400 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574845011401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1574845011402 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574845011403 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574845011408 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1574845011427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1574845011444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845011825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574845012016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574845012074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574845013488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574845013554 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574845013554 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574845013555 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574845013555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845013732 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574845013803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574845014081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574845014082 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574845014082 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574845014082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845014104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845014162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845014200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845014263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574845014299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574845015105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574845015105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 218 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574845015421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 16:56:55 2019 " "Processing ended: Wed Nov 27 16:56:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574845015421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574845015421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574845015421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574845015421 ""}
