{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740482661306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740482661306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 08:24:21 2025 " "Processing started: Tue Feb 25 08:24:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740482661306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740482661306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740482661306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740482661968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-Behavioral " "Found design unit 1: XREGS-Behavioral" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_rv-rtl " "Found design unit 1: rom_rv-rtl" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_rv " "Found entity 1: rom_rv" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rv-rtl " "Found design unit 1: ram_rv-rtl" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rv " "Found entity 1: ram_rv" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-bhv " "Found design unit 1: genImm32-bhv" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662586 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_uniciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_v_uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_V_Uniciclo-Behavioral " "Found design unit 1: RISC_V_Uniciclo-Behavioral" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Uniciclo " "Found entity 1: RISC_V_Uniciclo" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-Behavioral " "Found design unit 1: ALU_Control-Behavioral" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662588 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RISC_V_Uniciclo_TB.vhd " "Can't analyze file -- file RISC_V_Uniciclo_TB.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1740482662599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavioral " "Found design unit 1: mux_2to1-Behavioral" {  } { { "mux_2to1.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/mux_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662599 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740482662599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740482662599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Uniciclo " "Elaborating entity \"RISC_V_Uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740482662649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:dp_PC " "Elaborating entity \"PC\" for hierarchy \"PC:dp_PC\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_PC" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_rv rom_rv:dp_INSTRUC_MEM " "Elaborating entity \"rom_rv\" for hierarchy \"rom_rv:dp_INSTRUC_MEM\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_INSTRUC_MEM" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662680 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "open_status rom_rv.vhd(25) " "VHDL Variable Declaration warning at rom_rv.vhd(25): used default initial value for variable \"open_status\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 25 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1740482662680 "|RISC_V_Uniciclo|rom_rv:dp_INSTRUC_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem rom_rv.vhd(53) " "VHDL Process Statement warning at rom_rv.vhd(53): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740482662728 "|RISC_V_Uniciclo|rom_rv:dp_INSTRUC_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:dp_CONTROL " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:dp_CONTROL\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_CONTROL" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:dp_IMM_GEN " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:dp_IMM_GEN\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_IMM_GEN" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:dp_ALU_CONTROL " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:dp_ALU_CONTROL\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_ALU_CONTROL" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:dp_MUX_MEM_ALU " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:dp_MUX_MEM_ALU\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_MUX_MEM_ALU" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:dp_ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:dp_ULA\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_ULA" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(78) " "VHDL Process Statement warning at ulaRV.vhd(78): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740482662762 "|RISC_V_Uniciclo|ULA:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(81) " "VHDL Process Statement warning at ulaRV.vhd(81): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740482662762 "|RISC_V_Uniciclo|ULA:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREGS XREGS:dp_XREGS " "Elaborating entity \"XREGS\" for hierarchy \"XREGS:dp_XREGS\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_XREGS" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rv ram_rv:dp_RAM " "Elaborating entity \"ram_rv\" for hierarchy \"ram_rv:dp_RAM\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_RAM" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740482662828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1740482666298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740482666542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740482666542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740482666661 "|RISC_V_Uniciclo|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740482666661 "|RISC_V_Uniciclo|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1740482666661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740482666668 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740482666668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740482666668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740482666678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 08:24:26 2025 " "Processing ended: Tue Feb 25 08:24:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740482666678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740482666678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740482666678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740482666678 ""}
