*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Dec 23 14:35:15 EET 2022
         ppid/pid : 16838/16848
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/multipliers_project/sequential/synthesis
         logfile  : /home/vlsi/Desktop/multipliers_project/sequential/synthesis/oasys.log.00
         tmpdir   : /tmp/oasys.16838/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
Directory /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult does not exists, creating...
Directory /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/logs does not exists, creating...
Directory /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt does not exists, creating...
Directory /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/multipliers_project/sequential/synthesis/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/multipliers_project/sequential/synthesis/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog rtl/multiply.v -include {/home/vlsi/Desktop/multipliers_project/sequential/synthesis/verilog// /home/vlsi/Desktop/multipliers_project/sequential/synthesis/lib_data}
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:01(cpu)/0:00:10(wall) 71MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:82)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:1)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#3) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:1)[7])  [VLOG-401]
info:    synthesizing module 'sequentialmultiplier' (depth 2) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:14)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:27)[7])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:28)[10])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:33)[18])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:38)[17])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:40)[10])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:48)[10])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:54)[12])  [VLOG-153]
warning: replacing case/wildcard equality operator === with logical equality operator == ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:57)[12])  [VLOG-153]
info:    module 'sequentialmultiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'sequentialmultiplier' (depth 2) (2#3) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:14)[7])  [VLOG-401]
info:    module 'integrationMult' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'integrationMult' (depth 1) (3#3) ((/home/vlsi/Desktop/multipliers_project/sequential/synthesis/rtl/multiply.v:82)[7])  [VLOG-401]
info:    uniquifying module 'registerNbits' for 4 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:02(cpu)/0:00:11(wall) 98MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/odb/2_synthesized.odb
info:    design 'integrationMult' has no physical info  [WRITE-120]
warning: WrSdc.. design 'integrationMult' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/multipliers_project/sequential/synthesis/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     2.0
> set clock_period        4.0
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports reset]
# set_false_path -from reset
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk 0.5 [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       8|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------------+-----------+------------
                        |               |Area (squm)|Leakage (uW)
------------------------+---------------+-----------+------------
Design Name             |integrationMult|           |            
  Total Instances       |           1442|       2527|      51.927
    Macros              |              0|          0|       0.000
    Pads                |              0|          0|       0.000
    Phys                |              0|          0|       0.000
    Blackboxes          |              0|          0|       0.000
    Cells               |           1442|       2527|      51.927
      Buffers           |              0|          0|       0.000
      Inverters         |            376|        200|       5.397
      Clock-Gates       |              8|         32|       0.473
      Combinational     |            793|       1096|      25.092
      Latches           |              0|          0|       0.000
      FlipFlops         |            265|       1198|      20.965
       Single-Bit FF    |            265|       1198|      20.965
       Multi-Bit FF     |              0|          0|       0.000
       Clock-Gated      |            264|           |            
       Bits             |            265|       1198|      20.965
         Load-Enabled   |              0|           |            
         Clock-Gated    |            264|           |            
  Tristate Pin Count    |              0|           |            
Physical Info           |Unplaced       |           |            
  Chip Size (mm x mm)   |               |          0|            
  Fixed Cell Area       |               |          0|            
    Phys Only           |              0|          0|            
  Placeable Area        |               |          0|            
  Movable Cell Area     |               |       2527|            
  Utilization (%)       |               |           |            
  Chip Utilization (%)  |               |           |            
  Total Wire Length (mm)|          0.000|           |            
  Longest Wire (mm)     |               |           |            
  Average Wire (mm)     |               |           |            
------------------------+---------------+-----------+------------
> all_inputs
> group_path -name I2R -from { inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] clk reset en }
# group_path -from {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} clk reset en
> all_inputs
> all_outputs
> group_path -name I2O -from { inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] clk reset en } -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] resu... (message truncated)
# group_path -from {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} clk reset en -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:00:02(cpu)/0:00:11(wall) 100MB(vsz)/345MB(peak)
Log file for child PID=16886:  /home/vlsi/Desktop/multipliers_project/sequential/synthesis/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=16890:  /home/vlsi/Desktop/multipliers_project/sequential/synthesis/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=16896:  /home/vlsi/Desktop/multipliers_project/sequential/synthesis/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=16901:  /home/vlsi/Desktop/multipliers_project/sequential/synthesis/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 2526.7squm (#1, 0 secs)
info: optimized 'integrationMult__genmod__0' area changed -214.7squm (x1), total 2312.1squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 2312.1squm (#3, 0 secs)
done optimizing area at 00:00:07(cpu)/0:00:16(wall) 105MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'integrationMult' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 2312.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 1202.2ps
info: activated path group I2R @ 3537.4ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 3390.4ps
info: finished path group default @ 1202.2ps
info: finished path group R2O @ 3390.4ps
info: finished path group I2R @ 3537.4ps
info: reactivating path groups
info: reactivated path group default @ 1202.2ps
info: reactivated path group I2R @ 3537.4ps
info: reactivated path group R2O @ 3390.4ps
info: finished path group default @ 1202.2ps
info: finished path group R2O @ 3390.4ps
info: finished path group I2R @ 3537.4ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module integrationMult
info: optimized 'integrationMult__genmod__0' area recovered 0.5 squm (x1), total 0.5 squm (1#1), 0.79 secs
info: area recovery done, total area reduction: 0.53squm (0.02%), slack: 1202.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:09(cpu)/0:00:17(wall) 113MB(vsz)/365MB(peak)
finished optimize at 00:00:09(cpu)/0:00:17(wall) 113MB(vsz)/365MB(peak)
> write_design /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regA/out_reg[31]/Q
    (Clocked by sysclk R)
Endpoint: SM/result_reg[63]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 3962.0
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 2759.8
Slack: 1202.2
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9                                   
regA/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
regA/out_reg[31]/CK->Q   DFF_X1*                 rr    165.8    165.8    165.8      0.0      0.0     10.3     87.4     33              /PD_TOP        (1.10)
SM/i_1_355/S->Z          MUX2_X2                 rf    246.0     80.2     79.8      0.4     15.3      0.7      6.9      2              /PD_TOP        (1.10)
SM/i_9/i_1/A->CO         FA_X1                   ff    323.7     77.7     77.7      0.0     12.5      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_2/CI->CO        FA_X1                   ff    396.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_3/CI->CO        FA_X1                   ff    468.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_4/CI->CO        FA_X1                   ff    541.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_5/CI->CO        FA_X1                   ff    613.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_6/CI->CO        FA_X1                   ff    686.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_7/CI->CO        FA_X1                   ff    758.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_8/CI->CO        FA_X1                   ff    831.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_9/CI->CO        FA_X1                   ff    903.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_10/CI->CO       FA_X1                   ff    976.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_11/CI->CO       FA_X1                   ff   1048.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_12/CI->CO       FA_X1                   ff   1121.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_13/CI->CO       FA_X1                   ff   1193.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_14/CI->CO       FA_X1                   ff   1266.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_15/CI->CO       FA_X1                   ff   1338.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_16/CI->CO       FA_X1                   ff   1411.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_17/CI->CO       FA_X1                   ff   1483.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_18/CI->CO       FA_X1                   ff   1556.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_19/CI->CO       FA_X1                   ff   1628.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_20/CI->CO       FA_X1                   ff   1701.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_21/CI->CO       FA_X1                   ff   1773.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_22/CI->CO       FA_X1                   ff   1846.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_23/CI->CO       FA_X1                   ff   1918.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_24/CI->CO       FA_X1                   ff   1991.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_25/CI->CO       FA_X1                   ff   2063.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_26/CI->CO       FA_X1                   ff   2136.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_27/CI->CO       FA_X1                   ff   2208.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_28/CI->CO       FA_X1                   ff   2281.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_29/CI->CO       FA_X1                   ff   2353.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_30/CI->CO       FA_X1                   ff   2426.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
SM/i_9/i_31/CI->S        FA_X1                   ff   2512.9     86.7     86.7      0.0     15.1      0.3      1.7      1              /PD_TOP        (1.10)
SM/i_1_343/B->Z          MUX2_X2                 ff   2584.2     71.3     71.3      0.0     14.8      1.4     14.6      4              /PD_TOP        (1.10)
SM/i_11/i_70/A3->ZN      NOR3_X4                 fr   2646.0     61.8     61.8      0.0     16.5      0.6      8.1      2              /PD_TOP        (1.10)
SM/i_11/i_68/B->ZN       XNOR2_X2                rf   2678.3     32.3     32.3      0.0     34.4      0.7      8.8      2              /PD_TOP        (1.10)
SM/i_1_131/B2->ZN        AOI22_X4                fr   2755.2     76.9     76.9      0.0     15.2      0.3     25.8      1              /PD_TOP        (1.10)
SM/i_1_130/A->ZN         INV_X4                  rf   2759.8      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
SM/result_reg[63]/D      DFF_X1                   f   2759.8      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: en
    (Clocked by rtDefaultClock R)
Endpoint: SM/result_reg[63]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 3969.6
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 432.2
Slack: 3537.4
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
en                       {set_input_delay}        f    200.0    200.0    200.0                        4.8     49.7      8                                   
SM/i_1_311/A->ZN         OAI21_X4*               fr    278.9     78.9     78.7      0.2    100.0      1.1     34.6      4              /PD_TOP        (1.10)
SM/i_1_310/A->ZN         INV_X8                  rf    289.9     11.0     11.0      0.0     15.3      1.6     18.6      5              /PD_TOP        (1.10)
SM/i_1_132/A1->ZN        NOR2_X4*                fr    384.9     95.0     95.0      0.0      5.1     23.4    265.2     63              /PD_TOP        (1.10)
SM/i_1_131/B1->ZN        AOI22_X4                rf    419.3     34.4     33.3      1.1     15.3      0.3     25.8      1              /PD_TOP        (1.10)
SM/i_1_130/A->ZN         INV_X4                  fr    432.2     12.9     12.9      0.0     21.8      0.3      1.4      1              /PD_TOP        (1.10)
SM/result_reg[63]/D      DFF_X1                   r    432.2      0.0               0.0      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[31]/Q
    (Clocked by sysclk R)
Endpoint: result[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 3500.0
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 109.6
Slack: 3390.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9                                   
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
outB/out_reg[31]/CK->Q   DFF_X1                  rr    109.4    109.4    109.4      0.0      0.0      2.7     12.7      1              /PD_TOP        (1.10)
result[63]                                        r    109.6      0.2               0.2     31.9                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   1202.2
2    |I2R    | 1.000|      0.0|   3537.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   3390.4
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 122.065000 -bottom 92.065 -top 122.065000
info:    create placement blockage 'blk_top' (0.000000 92.065000) (122.065000 122.065000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 122.065000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (122.065000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 122.065000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 122.065000)  [FP-103]
> create_blockage -name blk_right -type macro -left 92.065 -right 122.065000 -bottom 0 -top 122.065000
info:    create placement blockage 'blk_right' (92.065000 0.000000) (122.065000 122.065000)  [FP-103]
> optimize -place
starting optimize at 00:00:09(cpu)/0:00:17(wall) 113MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 3390 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 3390 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 3390 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 61.85%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 1202.2ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 35.33%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              8741.13
Average Wire      =                66.73
Longest Wire      =                74.46
Shortest Wire     =                61.23
WNS               = 1202.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 1202.2ps
done optimize placement at 00:00:10(cpu)/0:00:18(wall) 318MB(vsz)/621MB(peak)
finished optimize at 00:00:10(cpu)/0:00:18(wall) 318MB(vsz)/621MB(peak)
> write_design /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/design.rpt
> report_area > /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/rpt/area.rpt
> write_verilog /home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/verilog/demo_integrationMult.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/multipliers_project/sequential/synthesis/integrationMult/verilog/demo_integrationMult.syn.v' for module 'integrationMult'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

