Start to rebuild KDB and simv binary

*** Using c compiler gcc instead of cc ...

                         Chronologic VCS (TM)
            Version O-2018.09 -- Sun Jan 31 19:13:32 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Parsing design file 'testfixture.v'

Parsing included file 'RB1.v'.
Back to file 'testfixture.v'.
Parsing included file 'RB2.v'.
Back to file 'testfixture.v'.
Parsing design file '../src/S1.v'
Parsing design file '../src/S2.v'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module testfixture

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -m elf_i386  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic  -Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux/lib -L/usr/cad/synopsys/vcs/cur/linux/lib     _29779_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/cur/linux/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX/pli.a /usr/cad/synopsys/vcs/cur/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ld
l 
../simv up to date

Notice: timing checks disabled with +notimingcheck at compile-time

Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09; Runtime version O-2018.09;  Jan 31 19:13 2021

*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/DICS_LAB/M10912039/CIC/CIC_2010_grad/sim/inter.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.

$finish called from file "testfixture.v", line 328.
$finish at simulation time             20000000

           V C S   S i m u l a t i o n   R e p o r t 
Time: 20000000 ps
CPU Time:      0.350 seconds;       Data structure size:   0.0Mb
Sun Jan 31 19:13:55 2021
CPU time: .361 seconds to compile + .327 seconds to elab + .229 seconds to link + .383 seconds in simulation
Verdi KDB elaboration done and the database successfully generated
: 0 error(s), 0 warning(s)

Rebuild finished!

Invoking simulator...

Verdi>/home/DICS_LAB/M10912039/CIC/CIC_2010_grad/sim/simv -ucli +define+tb1 +define+FSDB +notimingchecks -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09; Runtime version O-2018.09;  Jan 31 19:13 2021
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* : Create FSDB file '/home/DICS_LAB/M10912039/CIC/CIC_2010_grad/sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.
*Verdi* : Enable RPC Server(30125)
Verdi>fsdbDumpvars 0 "testfixture.s1.clk"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.rst"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.updown"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.cs"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.ns"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_A"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_Q"  +all +trace_process;fsdbDumpvars 0 "testfixture.s1.RB1_buffer"  +all +trace_process
*Verdi* : Dumping the signal (testfixture.s1.clk).
*Verdi* : Dumping the signal (testfixture.s1.rst).
*Verdi* : Dumping the signal (testfixture.s1.updown).
*Verdi* : Dumping the signal (testfixture.s1.cs).
*Verdi* : Dumping the signal (testfixture.s1.ns).
*Verdi* : Dumping the signal (testfixture.s1.RB1_A).
*Verdi* : Dumping the signal (testfixture.s1.RB1_Q).
*Verdi* : Dumping the signal (testfixture.s1.RB1_buffer).
*Verdi* : Flush all FSDB Files at 0 ps.
Verdi>run
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "testfixture.v", line 328.
$finish at simulation time             20000000
Simulation complete, time is 20000000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 20000000 ps
CPU Time:      0.110 seconds;       Data structure size:   0.0Mb
Sun Jan 31 20:37:05 2021
