#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Mon Mar 18 16:05:28 2024
# Process ID: 17608
# Current directory: C:/School/ece449/InitialPipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16004 C:\School\ece449\InitialPipeline\InitialPipeline.xpr
# Log file: C:/School/ece449/InitialPipeline/vivado.log
# Journal file: C:/School/ece449/InitialPipeline\vivado.jou
# Running On: INVESTIGATOR, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16522 MB
#-----------------------------------------------------------
start_gui
open_project C:/School/ece449/InitialPipeline/InitialPipeline.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/School/ece449/InitialPipeline/InitialPipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1420.508 ; gain = 352.914
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim/formatb.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/latches.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_id_latch'
INFO: [VRFC 10-3107] analyzing entity 'id_ex_latch'
INFO: [VRFC 10-3107] analyzing entity 'ex_mem_latch'
INFO: [VRFC 10-3107] analyzing entity 'mem_wb_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/pc_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/RF8_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/control_path_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_path_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sim_1/new/test_format_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_behav xil_defaultlib.test_format_b -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_behav xil_defaultlib.test_format_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=102...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b
Built simulation snapshot test_format_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/ece449/InitialPipeline/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_behav -key {Behavioral:sim_1:Functional:test_format_b} -tclbatch {test_format_b.tcl} -view {C:/School/ece449/InitialPipeline/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/School/ece449/InitialPipeline/test_format_a_behav.wcfg
source test_format_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1501.602 ; gain = 40.312
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Note: 111111111111110000
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0UUUUUUUUUUUUUUUU
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 111111111111110000
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 00000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 111111111111110000
Time: 690 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 690 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 690 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 00000000000000110
Time: 690 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Note: 111111111111110000
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0UUUUUUUUUUUUUUUU
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 111111111111110000
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 00000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b/u0/u_if_id}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Note: 111111111111110000
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0UUUUUUUUUUUUUUUU
Time: 250 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 111111111111110000
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 000000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 0000000000010110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
Note: 00000000000000110
Time: 470 us  Iteration: 2  Process: /test_format_b/u0/u_alu/line__33  File: C:/School/ece449/InitialPipeline/InitialPipeline.srcs/sources_1/new/ALU.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
