<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_BRAM72K_SDP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part355.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part357.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark478">&zwnj;</a>ACX_BRAM72K_SDP<a name="bookmark547">&zwnj;</a></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;"><span><img width="659" height="390" alt="image" src="Image_386.jpg"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 71: <span class="h4">ACX_BRAM72K_SDP Logic Symbol</span></p><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_BRAM72K_SDP block RAM primitive implements a 72-Kb simple dual-port (SDP) memory block with one write port and one read port. Each port can be independently configured with respect to bit-width. Both ports can be configured as any one of 512 × 144, 512 × 128, 1024 × 72, 1024 × 64, 2048 × 36, 2048 × 32, 4096 × 18,</p><p class="s3" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">4096 × 16, 8192 × 9, 8192 × 8, or 16384 × 4, (depth × data width). The read and write operations are both synchronous.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">For higher performance operation, an additional output register can be enabled at the cost of an additional cycle of read latency.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">When writing, there is one write enable bit (<span class="s17">we[]</span>) for each 8 or 9 bits of input data, depending on the byte_width parameter.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The initial value of the memory contents may be user-specified from either parameters or a memory initialization file.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">A block diagram showing the data flow through the ECC modules, memories, and optional output registers is shown below.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="660" height="238" alt="image" src="Image_387.png"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 72: <span class="h4">ACX_BRAM72K_SDP Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part357.htm">Parameters</a><a class="toc0" href="part358.htm">Ports</a><a class="toc0" href="part359.htm">Memory Organization and Data Input/Output Pin Assignments</a><a class="toc1" href="part360.htm">Supported Width Combinations</a><a class="toc1" href="part361.htm">Write Data Port Usage</a><a class="toc0" href="part362.htm">Read and Write Operations</a><a class="toc1" href="part363.htm">Timing Options</a><a class="toc1" href="part364.htm">Read Operation</a><a class="toc1" href="part365.htm">Write Operation</a><a class="toc1" href="part366.htm">Simultaneous Memory Operations</a><a class="toc0" href="part367.htm">Timing Diagrams</a><a class="toc0" href="part368.htm">Memory Initialization</a><a class="toc1" href="part369.htm">Initializing with Parameters</a><a class="toc1" href="part370.htm">Initializing with Memory Initialization File</a><a class="toc0" href="part371.htm">ECC Modes of Operation</a><a class="toc1" href="part372.htm">ECC Encode/Decode Operation Mode</a><a class="toc1" href="part373.htm">ECC Encode-Only Operation Mode</a><a class="toc1" href="part374.htm">ECC Decode-Only Operation Mode</a><a class="toc0" href="part375.htm">Using ACX_BRAM72K_SDP as a Read-Only Memory (ROM)</a><a class="toc0" href="part376.htm">Advanced Modes</a><a class="toc1" href="part377.htm">Remap Mode</a><a class="toc0" href="part378.htm">Inference</a><a class="toc1" href="part379.htm">Verilog</a><a class="toc1" href="part380.htm">Example Template</a><a class="toc0" href="part381.htm">Instantiation Template</a><a class="toc1" href="part382.htm">Verilog</a><a class="toc1" href="part383.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part355.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part357.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
