VPR FPGA Placement and Routing.
Version: 8.1.0-dev+64d15e2dd
Revision: v8.0.0-3049-g64d15e2dd
Compiled: 2021-01-04T20:22:57
Compiler: GNU 7.5.0 on Linux-5.4.0-58-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/bkkarthik/Work/vtr-verilog-to-routing/vpr/vpr /home/bkkarthik/Work/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml /home/bkkarthik/Work/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100


Architecture file: /home/bkkarthik/Work/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 6.9 MiB, delta_rss +2.6 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 13.1 MiB, delta_rss +6.2 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 15.4 MiB, delta_rss +2.3 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 15.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 15.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 15.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.00 seconds (max_rss 16.3 MiB, delta_rss +0.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints

SDC file 'tseng.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 16.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: tseng.sdc
Vpr floorplanning constraints file: 

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing '/home/bkkarthik/Work/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif'.

After removing unused inputs...
	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Warning 2: Block type 'mult_36' grid location specification startx (6 = 6) falls outside device horizontal range [0,2]
Warning 3: Block type 'EMPTY' grid location specification startx (6 = 6) falls outside device horizontal range [0,2]
Not enough resources expand FPGA size to (3 x 3)
Complex block 0: 'n_n132' (clb) ....................
Warning 4: Block type 'mult_36' grid location specification startx (6 = 6) falls outside device horizontal range [0,3]
Warning 5: Block type 'EMPTY' grid location specification startx (6 = 6) falls outside device horizontal range [0,3]
Not enough resources expand FPGA size to (4 x 4)
Complex block 1: 'n_n3199' (clb) ....................
Warning 6: Block type 'mult_36' grid location specification startx (6 = 6) falls outside device horizontal range [0,4]
Warning 7: Block type 'EMPTY' grid location specification startx (6 = 6) falls outside device horizontal range [0,4]
Not enough resources expand FPGA size to (5 x 5)
Complex block 2: 'n_n4140' (clb) ....................
Complex block 3: 'n_n3377' (clb) ....................
Complex block 4: 'n_n3375' (clb) ....................
Complex block 5: 'n_n4073' (clb) ....................
Warning 8: Block type 'mult_36' grid location specification startx (6 = 6) falls outside device horizontal range [0,5]
Warning 9: Block type 'EMPTY' grid location specification startx (6 = 6) falls outside device horizontal range [0,5]
Not enough resources expand FPGA size to (6 x 6)
Complex block 6: 'n_n3226' (clb) ....................
Complex block 7: 'n_n3110' (clb) ....................
Complex block 8: 'n_n3147' (clb) ....................
Complex block 9: 'n_n3444' (clb) ....................
Complex block 10: 'n_n3987' (clb) ....................
Complex block 11: 'n_n3817' (clb) ....................
Not enough resources expand FPGA size to (7 x 7)
Complex block 12: 'n_n3236' (clb) ....................
Complex block 13: 'n_n3070' (clb) ....................
Complex block 14: 'n_n3309' (clb) ....................
Complex block 15: 'n_n3296' (clb) ....................
Complex block 16: 'n_n3579' (clb) ....................
Complex block 17: 'n_n3693' (clb) ....................
Complex block 18: 'n_n3406' (clb) ....................
Complex block 19: 'n_n3791' (clb) ....................
Not enough resources expand FPGA size to (8 x 8)
Complex block 20: 'n_n3018' (clb) ....................
Complex block 21: 'n_n3607' (clb) ....................
Complex block 22: 'n_n3007' (clb) ....................
Complex block 23: 'n_n3096' (clb) ....................
Not enough resources expand FPGA size to (9 x 9)
Complex block 24: 'n_n3496' (clb) ....................
Complex block 25: 'n_n3131' (clb) ....................
Complex block 26: 'n_n3668' (clb) ....................
Complex block 27: 'n_n3076' (clb) ....................
Complex block 28: 'n_n3762' (clb) ....................
Complex block 29: 'n_n3011' (clb) ....................
Complex block 30: 'n_n3312' (clb) ....................
Complex block 31: 'n_n3230' (clb) ....................
Complex block 32: 'n_n3112' (clb) ....................
Complex block 33: 'n_n3117' (clb) ....................
Complex block 34: 'n_n4170' (clb) ....................
Not enough resources expand FPGA size to (10 x 10)
Complex block 35: 'n_n3575' (clb) ....................
Complex block 36: 'n_n3895' (clb) ....................
Complex block 37: 'n_n4234' (clb) ....................
Complex block 38: 'n_n3571' (clb) ....................
Complex block 39: 'n_n3336' (clb) ....................
Complex block 40: 'n_n3224' (clb) ....................
Complex block 41: 'n_n3686' (clb) ....................
Complex block 42: 'n_n3547' (clb) ....................
Complex block 43: 'n_n3515' (clb) ....................
Complex block 44: 'n_n3732' (clb) ....................
Complex block 45: 'n_n3220' (clb) ....................
Complex block 46: 'n_n4186' (clb) ....................
Complex block 47: 'n_n4283' (clb) ....................
Not enough resources expand FPGA size to (11 x 11)
Complex block 48: 'n_n4242' (clb) ...........
Complex block 49: 'n_n3127' (clb) ....................
Complex block 50: 'n_n3154' (clb) ............
Complex block 51: 'n_n3430' (clb) ....................
Complex block 52: 'n_n3273' (clb) ....................
Complex block 53: 'n_n4113' (clb) ..
Complex block 54: '[1927]' (clb) .
Complex block 55: '[1191]' (clb) .
Complex block 56: 'out:pv14_2_2_' (io) .
Complex block 57: 'out:pv12_3_3_' (io) .
Complex block 58: 'out:pv10_4_4_' (io) .
Complex block 59: 'out:pv7_5_5_' (io) .
Complex block 60: 'out:pv3_6_6_' (io) .
Complex block 61: 'out:pv15_2_2_' (io) .
Complex block 62: 'out:pv13_3_3_' (io) .
Complex block 63: 'out:pv11_4_4_' (io) .
Complex block 64: 'out:pv6_7_7_' (io) .
Complex block 65: 'out:pv2_0_0_' (io) .
Complex block 66: 'out:pv14_1_1_' (io) .
Complex block 67: 'out:pv12_2_2_' (io) .
Complex block 68: 'out:pv10_3_3_' (io) .
Complex block 69: 'out:pv9_0_0_' (io) .
Complex block 70: 'out:pv5_1_1_' (io) .
Complex block 71: 'out:pv1_2_2_' (io) .
Complex block 72: 'out:pv15_1_1_' (io) .
Complex block 73: 'out:pv13_2_2_' (io) .
Complex block 74: 'out:pv11_3_3_' (io) .
Complex block 75: 'out:pv8_2_2_' (io) .
Complex block 76: 'out:pv4_3_3_' (io) .
Complex block 77: 'out:pv14_0_0_' (io) .
Complex block 78: 'out:pv12_1_1_' (io) .
Complex block 79: 'out:pv10_2_2_' (io) .
Complex block 80: 'out:pv7_6_6_' (io) .
Complex block 81: 'out:pv3_7_7_' (io) .
Complex block 82: 'out:pv15_0_0_' (io) .
Complex block 83: 'out:pv13_1_1_' (io) .
Complex block 84: 'out:pv11_2_2_' (io) .
Complex block 85: 'out:pv6_0_0_' (io) .
Complex block 86: 'out:pv2_1_1_' (io) .
Complex block 87: 'out:pv12_0_0_' (io) .
Complex block 88: 'out:pv10_1_1_' (io) .
Complex block 89: 'out:pv9_1_1_' (io) .
Complex block 90: 'out:pv5_2_2_' (io) .
Complex block 91: 'out:pv1_3_3_' (io) .
Complex block 92: 'out:pv13_0_0_' (io) .
Complex block 93: 'out:pv11_1_1_' (io) .
Complex block 94: 'out:pv8_3_3_' (io) .
Complex block 95: 'out:pv4_4_4_' (io) .
Complex block 96: 'out:pready_0_0_' (io) .
Complex block 97: 'out:pv10_0_0_' (io) .
Complex block 98: 'out:pv7_7_7_' (io) .
Complex block 99: 'out:pv3_0_0_' (io) .
Complex block 100: 'out:pv11_0_0_' (io) .
Complex block 101: 'out:pv6_1_1_' (io) .
Complex block 102: 'out:pv2_2_2_' (io) .
Complex block 103: 'out:pv9_2_2_' (io) .
Complex block 104: 'out:pv5_3_3_' (io) .
Complex block 105: 'out:pv1_4_4_' (io) .
Complex block 106: 'out:pv8_4_4_' (io) .
Complex block 107: 'out:pv4_5_5_' (io) .
Complex block 108: 'out:pv7_0_0_' (io) .
Complex block 109: 'out:pv3_1_1_' (io) .
Complex block 110: 'out:pv6_2_2_' (io) .
Complex block 111: 'out:pv2_3_3_' (io) .
Complex block 112: 'out:pv9_3_3_' (io) .
Complex block 113: 'out:pv5_4_4_' (io) .
Complex block 114: 'out:pv1_5_5_' (io) .
Complex block 115: 'out:pv8_5_5_' (io) .
Complex block 116: 'out:pv4_6_6_' (io) .
Complex block 117: 'out:pv7_1_1_' (io) .
Complex block 118: 'out:pv3_2_2_' (io) .
Complex block 119: 'out:pv6_3_3_' (io) .
Complex block 120: 'out:pv2_4_4_' (io) .
Complex block 121: 'out:pv9_4_4_' (io) .
Complex block 122: 'out:pv5_5_5_' (io) .
Complex block 123: 'out:pv1_6_6_' (io) .
Complex block 124: 'out:pv8_6_6_' (io) .
Complex block 125: 'out:pv4_7_7_' (io) .
Complex block 126: 'out:pv7_2_2_' (io) .
Complex block 127: 'out:pv3_3_3_' (io) .
Complex block 128: 'out:pv6_4_4_' (io) .
Complex block 129: 'out:pv2_5_5_' (io) .
Complex block 130: 'out:pv14_7_7_' (io) .
Complex block 131: 'out:pv9_5_5_' (io) .
Complex block 132: 'out:pv5_6_6_' (io) .
Complex block 133: 'out:pv1_7_7_' (io) .
Complex block 134: 'out:pv15_7_7_' (io) .
Complex block 135: 'out:pv8_7_7_' (io) .
Complex block 136: 'out:pv4_0_0_' (io) .
Complex block 137: 'out:pv14_6_6_' (io) .
Complex block 138: 'out:pv12_7_7_' (io) .
Complex block 139: 'out:pv7_3_3_' (io) .
Complex block 140: 'out:pv3_4_4_' (io) .
Complex block 141: 'out:pv15_6_6_' (io) .
Complex block 142: 'out:pv13_7_7_' (io) .
Complex block 143: 'out:pv6_5_5_' (io) .
Complex block 144: 'out:pv2_6_6_' (io) .
Complex block 145: 'out:pv14_5_5_' (io) .
Complex block 146: 'out:pv12_6_6_' (io) .
Complex block 147: 'out:pv10_7_7_' (io) .
Complex block 148: 'out:pv9_6_6_' (io) .
Complex block 149: 'out:pv5_7_7_' (io) .
Complex block 150: 'out:pv1_0_0_' (io) .
Complex block 151: 'out:pv15_5_5_' (io) .
Complex block 152: 'out:pv13_6_6_' (io) .
Complex block 153: 'out:pv11_7_7_' (io) .
Complex block 154: 'out:pv8_0_0_' (io) .
Complex block 155: 'out:pv4_1_1_' (io) .
Complex block 156: 'out:pv14_4_4_' (io) .
Complex block 157: 'out:pv12_5_5_' (io) .
Complex block 158: 'out:pv10_6_6_' (io) .
Complex block 159: 'out:pv7_4_4_' (io) .
Complex block 160: 'out:pv3_5_5_' (io) .
Complex block 161: 'out:pv15_4_4_' (io) .
Complex block 162: 'out:pv13_5_5_' (io) .
Complex block 163: 'out:pv11_6_6_' (io) .
Complex block 164: 'out:pv6_6_6_' (io) .
Complex block 165: 'out:pv2_7_7_' (io) .
Complex block 166: 'out:pv14_3_3_' (io) .
Complex block 167: 'out:pv12_4_4_' (io) .
Complex block 168: 'out:pv10_5_5_' (io) .
Complex block 169: 'out:pv9_7_7_' (io) .
Complex block 170: 'out:pv5_0_0_' (io) .
Complex block 171: 'out:pv1_1_1_' (io) .
Complex block 172: 'out:pv15_3_3_' (io) .
Complex block 173: 'out:pv13_4_4_' (io) .
Complex block 174: 'out:pv11_5_5_' (io) .
Complex block 175: 'out:pv8_1_1_' (io) .
Complex block 176: 'out:pv4_2_2_' (io) .
Complex block 177: 'out:pdn' (io) .
Complex block 178: 'tin_pv10_4_4_' (io) .
Complex block 179: 'tin_pv11_4_4_' (io) .
Complex block 180: 'tin_pv6_7_7_' (io) .
Complex block 181: 'tin_pv2_0_0_' (io) .
Complex block 182: 'tin_pv10_3_3_' (io) .
Complex block 183: 'tin_pv1_2_2_' (io) .
Complex block 184: 'tin_pv11_3_3_' (io) .
Complex block 185: 'tin_pv4_3_3_' (io) .
Complex block 186: 'tin_pv10_2_2_' (io) .
Complex block 187: 'tin_pv11_2_2_' (io) .
Complex block 188: 'tin_pv6_0_0_' (io) .
Complex block 189: 'tin_pv2_1_1_' (io) .
Complex block 190: 'tin_pv10_1_1_' (io) .
Complex block 191: 'tin_pv1_3_3_' (io) .
Complex block 192: 'preset_0_0_' (io) .
Complex block 193: 'tin_pv11_1_1_' (io) .
Complex block 194: 'tin_pv4_4_4_' (io) .
Complex block 195: 'tin_pready_0_0_' (io) .
Complex block 196: 'tin_pv10_0_0_' (io) .
Complex block 197: 'tin_pv11_0_0_' (io) .
Complex block 198: 'tin_pv6_1_1_' (io) .
Complex block 199: 'tin_pv2_2_2_' (io) .
Complex block 200: 'tin_pv1_4_4_' (io) .
Complex block 201: 'tin_pv4_5_5_' (io) .
Complex block 202: 'tin_pv6_2_2_' (io) .
Complex block 203: 'tin_pv2_3_3_' (io) .
Complex block 204: 'tin_pv1_5_5_' (io) .
Complex block 205: 'tin_pv4_6_6_' (io) .
Complex block 206: 'tin_pv6_3_3_' (io) .
Complex block 207: 'tin_pv2_4_4_' (io) .
Complex block 208: 'tin_pv1_6_6_' (io) .
Complex block 209: 'pclk' (io) .
Complex block 210: 'tin_pv4_7_7_' (io) .
Complex block 211: 'tin_pv6_4_4_' (io) .
Complex block 212: 'tin_pv2_5_5_' (io) .
Complex block 213: 'tin_pv1_7_7_' (io) .
Complex block 214: 'tin_pv4_0_0_' (io) .
Complex block 215: 'tin_pv6_5_5_' (io) .
Complex block 216: 'tin_pv2_6_6_' (io) .
Complex block 217: 'tin_pv10_7_7_' (io) .
Complex block 218: 'tin_pv1_0_0_' (io) .
Complex block 219: 'tin_pv11_7_7_' (io) .
Complex block 220: 'tin_pv4_1_1_' (io) .
Complex block 221: 'tin_pv10_6_6_' (io) .
Complex block 222: 'tin_pv11_6_6_' (io) .
Complex block 223: 'tin_pv6_6_6_' (io) .
Complex block 224: 'tin_pv2_7_7_' (io) .
Complex block 225: 'preset' (io) .
Complex block 226: 'tin_pv10_5_5_' (io) .
Complex block 227: 'tin_pv1_1_1_' (io) .
Complex block 228: 'tin_pv11_5_5_' (io) .
Complex block 229: 'tin_pv4_2_2_' (io) .

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 525
  LEs used for logic and registers    : 347
  LEs used for logic only             : 178
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
	clb: # blocks: 56, average # input + clock pins used: 22.6786, average # output pins used: 9.23214
	mult_36: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	memory: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.
Incr Slack updates 1 in 7.8599e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0539e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000132391 sec
FPGA sized to 11 x 11 (auto)
Device Utilization: 0.64 (target 1.00)
	Block Utilization: 0.60 Type: io
	Block Utilization: 0.89 Type: clb


Netlist conversion complete.

# Packing took 0.96 seconds (max_rss 26.1 MiB, delta_rss +9.9 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.114217 seconds).
Warning 10: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 0.12 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 569
Netlist num_blocks: 230
Netlist EMPTY blocks: 0.
Netlist io blocks: 174.
Netlist clb blocks: 56.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 52
Netlist output pins: 122


Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 56
   fle            : 525
    lut5inter     : 525
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		56	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 12: in check_rr_node: RR node: 580 type: OPIN location: (1,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 13: in check_rr_node: RR node: 2012 type: OPIN location: (3,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 14: in check_rr_node: RR node: 3026 type: OPIN location: (4,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 15: in check_rr_node: RR node: 4040 type: OPIN location: (5,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 16: in check_rr_node: RR node: 5726 type: OPIN location: (7,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 17: in check_rr_node: RR node: 6740 type: OPIN location: (8,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 18: in check_rr_node: RR node: 7754 type: OPIN location: (9,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
## Build routing resource graph took 0.06 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.06 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.12 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.12 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)

There are 1338 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6343

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 63.4275 td_cost: 1.64821e-07
Initial placement estimated Critical Path Delay (CPD): 7.6385 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1022.52 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.6385 ns

Initial placement estimated setup slack histogram:
[ -7.6e-09: -6.9e-09)  18 (  3.6%) |***
[ -6.9e-09: -6.2e-09)   7 (  1.4%) |*
[ -6.2e-09: -5.5e-09)   9 (  1.8%) |**
[ -5.5e-09: -4.8e-09)   7 (  1.4%) |*
[ -4.8e-09: -4.1e-09)   8 (  1.6%) |*
[ -4.1e-09: -3.4e-09)   7 (  1.4%) |*
[ -3.4e-09: -2.7e-09)  26 (  5.1%) |*****
[ -2.7e-09:   -2e-09)  29 (  5.7%) |*****
[   -2e-09: -1.3e-09) 261 ( 51.5%) |***********************************************
[ -1.3e-09: -5.9e-10) 135 ( 26.6%) |************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1408

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.5e-01   0.985      60.44 1.6158e-07   6.980  -1.01e+03   -6.980   0.998  0.0267   10.0     1.00      1408  0.200
   2    0.0 1.8e-01   0.993      60.65 1.6087e-07   7.066  -1.05e+03   -7.066   0.996  0.0359   10.0     1.00      2816  0.500
   3    0.0 8.8e-02   1.022      60.69 1.4569e-07   7.872  -1.02e+03   -7.872   0.984  0.0210   10.0     1.00      4224  0.500
   4    0.0 4.4e-02   0.973      59.17 1.5989e-07   6.872  -1.05e+03   -6.872   0.979  0.0209   10.0     1.00      5632  0.500
   5    0.0 2.2e-02   0.982      58.94 1.5511e-07   7.158  -1.06e+03   -7.158   0.956  0.0257   10.0     1.00      7040  0.500
   6    0.0 2.0e-02   0.948      59.51 1.4688e-07   7.487  -1.01e+03   -7.487   0.967  0.0256   10.0     1.00      8448  0.900
   7    0.0 9.9e-03   0.961      58.11 1.4767e-07   7.278  -1.01e+03   -7.278   0.912  0.0226   10.0     1.00      9856  0.500
   8    0.0 8.9e-03   0.955      57.66 1.6131e-07   6.537  -1.05e+03   -6.537   0.889  0.0201   10.0     1.00     11264  0.900
   9    0.0 8.0e-03   0.997      57.08 1.5136e-07   6.731       -995   -6.731   0.901  0.0136   10.0     1.00     12672  0.900
  10    0.0 7.2e-03   0.953      55.55 1.407e-07    7.134     -1e+03   -7.134   0.881  0.0340   10.0     1.00     14080  0.900
  11    0.0 6.5e-03   1.046      54.61 1.5094e-07   6.189       -982   -6.189   0.854  0.0211   10.0     1.00     15488  0.900
  12    0.0 5.8e-03   0.998      54.55 1.5493e-07   6.216  -1.07e+03   -6.216   0.840  0.0129   10.0     1.00     16896  0.900
  13    0.0 5.3e-03   1.002      55.25 1.5912e-07   6.129  -1.06e+03   -6.129   0.846  0.0315   10.0     1.00     18304  0.900
  14    0.0 4.7e-03   0.981      53.04 1.4526e-07   6.322  -1.06e+03   -6.322   0.822  0.0163   10.0     1.00     19712  0.900
  15    0.0 4.3e-03   0.969      52.78 1.4535e-07   6.007       -937   -6.007   0.814  0.0130   10.0     1.00     21120  0.900
  16    0.0 3.8e-03   0.990      52.13 1.4222e-07   6.092       -967   -6.092   0.810  0.0157   10.0     1.00     22528  0.900
  17    0.0 3.4e-03   0.969      50.34 1.4573e-07   5.700       -979   -5.700   0.763  0.0135   10.0     1.00     23936  0.900
  18    0.0 3.3e-03   0.985      49.30 1.3696e-07   5.988       -972   -5.988   0.764  0.0227   10.0     1.00     25344  0.950
  19    0.0 3.1e-03   1.028      50.33 1.4002e-07   6.045       -963   -6.045   0.756  0.0174   10.0     1.00     26752  0.950
  20    0.0 3.0e-03   0.973      50.17 1.3509e-07   6.179       -931   -6.179   0.771  0.0159   10.0     1.00     28160  0.950
  21    0.0 2.8e-03   0.989      49.23 1.3806e-07   6.041       -987   -6.041   0.731  0.0066   10.0     1.00     29568  0.950
  22    0.0 2.7e-03   0.974      48.49 1.2177e-07   6.687       -975   -6.687   0.732  0.0116   10.0     1.00     30976  0.950
  23    0.0 2.5e-03   0.999      48.41 1.3519e-07   6.001       -957   -6.001   0.746  0.0065   10.0     1.00     32384  0.950
  24    0.0 2.4e-03   0.989      48.43 1.3492e-07   5.985       -935   -5.985   0.703  0.0101   10.0     1.00     33792  0.950
  25    0.0 2.3e-03   1.007      48.29 1.2916e-07   6.182       -946   -6.182   0.717  0.0068   10.0     1.00     35200  0.950
  26    0.0 2.2e-03   1.004      49.20 1.3289e-07   6.178       -962   -6.178   0.714  0.0140   10.0     1.00     36608  0.950
  27    0.0 2.1e-03   0.980      47.48 1.3293e-07   5.890       -942   -5.890   0.665  0.0073   10.0     1.00     38016  0.950
  28    0.0 2.0e-03   0.992      48.08 1.338e-07    5.890       -965   -5.890   0.699  0.0083   10.0     1.00     39424  0.950
  29    0.0 1.9e-03   0.991      47.24 1.2334e-07   6.319       -958   -6.319   0.660  0.0047   10.0     1.00     40832  0.950
  30    0.0 1.8e-03   0.986      46.78 1.3407e-07   5.901       -981   -5.901   0.664  0.0060   10.0     1.00     42240  0.950
  31    0.0 1.7e-03   0.989      46.46 1.3059e-07   5.923       -903   -5.923   0.661  0.0091   10.0     1.00     43648  0.950
  32    0.0 1.6e-03   0.981      46.35 1.3072e-07   5.976       -919   -5.976   0.629  0.0124   10.0     1.00     45056  0.950
  33    0.0 1.5e-03   0.989      45.19 1.2836e-07   5.959       -936   -5.959   0.641  0.0149   10.0     1.00     46464  0.950
  34    0.0 1.4e-03   1.001      44.15 1.263e-07    5.934       -963   -5.934   0.634  0.0053   10.0     1.00     47872  0.950
  35    0.0 1.4e-03   0.985      43.84 1.2763e-07   5.875       -971   -5.875   0.634  0.0066   10.0     1.00     49280  0.950
  36    0.0 1.3e-03   0.995      44.26 1.2707e-07   5.928       -981   -5.928   0.585  0.0077   10.0     1.00     50688  0.950
  37    0.0 1.2e-03   0.994      43.92 1.2705e-07   5.848       -978   -5.848   0.605  0.0043   10.0     1.00     52096  0.950
  38    0.0 1.2e-03   0.996      43.61 1.276e-07    5.780       -965   -5.780   0.569  0.0056   10.0     1.00     53504  0.950
  39    0.0 1.1e-03   0.998      43.44 1.2471e-07   5.807       -940   -5.807   0.567  0.0050   10.0     1.00     54912  0.950
  40    0.0 1.1e-03   0.984      43.16 1.2172e-07   5.860       -936   -5.860   0.518  0.0060   10.0     1.00     56320  0.950
  41    0.0 1.0e-03   1.001      43.19 1.2112e-07   5.860       -927   -5.860   0.569  0.0070   10.0     1.00     57728  0.950
  42    0.0 9.6e-04   0.992      43.15 1.218e-07    5.761       -948   -5.761   0.527  0.0093   10.0     1.00     59136  0.950
  43    0.0 9.1e-04   1.000      42.11 1.2012e-07   5.761       -923   -5.761   0.501  0.0051   10.0     1.00     60544  0.950
  44    0.0 8.6e-04   1.007      42.04 1.2056e-07   5.847       -974   -5.847   0.455  0.0060   10.0     1.00     61952  0.950
  45    0.0 8.2e-04   0.996      41.82 1.221e-07    5.761       -927   -5.761   0.464  0.0052   10.0     1.00     63360  0.950
  46    0.0 7.8e-04   0.993      41.62 1.2317e-07   5.761       -958   -5.761   0.474  0.0040   10.0     1.00     64768  0.950
  47    0.0 7.4e-04   0.993      41.43 1.1959e-07   5.841       -926   -5.841   0.444  0.0063   10.0     1.00     66176  0.950
  48    0.0 7.0e-04   0.990      42.01 1.2126e-07   5.764       -928   -5.764   0.467  0.0032   10.0     1.00     67584  0.950
  49    0.0 6.7e-04   0.989      41.49 1.2007e-07   5.744       -913   -5.744   0.419  0.0048   10.0     1.00     68992  0.950
  50    0.0 6.3e-04   0.989      40.64 1.0356e-07   5.744       -940   -5.744   0.418  0.0052    9.8     1.16     70400  0.950
  51    0.0 6.0e-04   0.992      40.45 8.9893e-08   5.744       -942   -5.744   0.418  0.0054    9.6     1.33     71808  0.950
  52    0.0 5.7e-04   1.000      40.09 7.7044e-08   5.744       -906   -5.744   0.410  0.0035    9.4     1.49     73216  0.950
  53    0.0 5.4e-04   0.998      40.41 6.6146e-08   5.744       -920   -5.744   0.420  0.0044    9.1     1.71     74624  0.950
  54    0.0 5.2e-04   0.998      39.93 6.0505e-08   5.744       -923   -5.744   0.429  0.0039    8.9     1.85     76032  0.950
  55    0.0 4.9e-04   0.990      39.30 5.7427e-08   5.744       -923   -5.744   0.405  0.0052    8.8     1.93     77440  0.950
  56    0.0 4.7e-04   1.002      39.51 4.9482e-08   5.744       -925   -5.744   0.408  0.0024    8.5     2.17     78848  0.950
  57    0.0 4.4e-04   0.991      39.22 4.3041e-08   5.765       -917   -5.765   0.376  0.0053    8.2     2.38     80256  0.950
  58    0.0 4.2e-04   0.998      39.11 3.5446e-08   5.765       -930   -5.765   0.393  0.0028    7.7     2.79     81664  0.950
  59    0.0 4.0e-04   0.996      39.01 3.1685e-08   5.765       -913   -5.765   0.391  0.0032    7.3     3.07     83072  0.950
  60    0.0 3.8e-04   0.999      38.64 2.8637e-08   5.765       -933   -5.765   0.401  0.0033    7.0     3.35     84480  0.950
  61    0.0 3.6e-04   1.001      38.53 2.6586e-08   5.765       -911   -5.765   0.362  0.0027    6.7     3.57     85888  0.950
  62    0.0 3.4e-04   1.003      38.63 2.3833e-08   5.765       -935   -5.765   0.372  0.0029    6.2     3.97     87296  0.950
  63    0.0 3.3e-04   0.998      38.85 2.178e-08    5.765       -886   -5.765   0.386  0.0028    5.8     4.30     88704  0.950
  64    0.0 3.1e-04   1.001      38.69 2.0736e-08   5.765       -908   -5.765   0.372  0.0021    5.4     4.54     90112  0.950
  65    0.0 2.9e-04   0.996      38.25 1.9534e-08   5.765       -878   -5.765   0.365  0.0024    5.1     4.83     91520  0.950
  66    0.0 2.8e-04   0.996      38.11 1.8322e-08   5.765       -875   -5.765   0.388  0.0017    4.7     5.13     92928  0.950
  67    0.0 2.7e-04   0.997      38.10 1.765e-08    5.765       -908   -5.765   0.359  0.0015    4.4     5.32     94336  0.950
  68    0.0 2.5e-04   0.999      37.91 1.6753e-08   5.765       -876   -5.765   0.346  0.0020    4.1     5.60     95744  0.950
  69    0.0 2.4e-04   1.000      38.08 1.6217e-08   5.716       -894   -5.716   0.391  0.0013    3.7     5.90     97152  0.950
  70    0.0 2.3e-04   0.994      37.77 1.5912e-08   5.716       -913   -5.716   0.388  0.0027    3.5     6.04     98560  0.950
  71    0.0 2.2e-04   0.996      37.31 1.5587e-08   5.716       -915   -5.716   0.355  0.0015    3.3     6.18     99968  0.950
  72    0.0 2.1e-04   0.998      37.04 1.5055e-08   5.716       -876   -5.716   0.367  0.0018    3.1     6.40    101376  0.950
  73    0.0 2.0e-04   0.998      36.68 1.4675e-08   5.716       -872   -5.716   0.344  0.0013    2.8     6.57    102784  0.950
  74    0.0 1.9e-04   1.001      36.73 1.4254e-08   5.716       -873   -5.716   0.386  0.0009    2.6     6.78    104192  0.950
  75    0.0 1.8e-04   0.997      36.57 1.4057e-08   5.716       -874   -5.716   0.363  0.0012    2.4     6.89    105600  0.950
  76    0.0 1.7e-04   0.998      36.44 1.3882e-08   5.716       -905   -5.716   0.339  0.0012    2.2     7.04    107008  0.950
  77    0.0 1.6e-04   1.000      36.34 1.3581e-08   5.716       -889   -5.716   0.317  0.0011    2.0     7.21    108416  0.950
  78    0.0 1.5e-04   0.999      36.42 1.3263e-08   5.716       -894   -5.716   0.396  0.0011    1.8     7.41    109824  0.950
  79    0.0 1.4e-04   0.999      36.46 1.3148e-08   5.716       -893   -5.716   0.397  0.0008    1.7     7.47    111232  0.950
  80    0.0 1.4e-04   0.999      36.30 1.3106e-08   5.716       -888   -5.716   0.388  0.0010    1.6     7.52    112640  0.950
  81    0.0 1.3e-04   0.999      36.14 1.3006e-08   5.716       -893   -5.716   0.339  0.0006    1.5     7.59    114048  0.950
  82    0.0 1.2e-04   0.998      35.97 1.2824e-08   5.716       -900   -5.716   0.339  0.0014    1.4     7.71    115456  0.950
  83    0.0 1.2e-04   0.999      35.81 1.2681e-08   5.716       -868   -5.716   0.348  0.0006    1.2     7.82    116864  0.950
  84    0.0 1.1e-04   1.000      35.80 1.2561e-08   5.716       -869   -5.716   0.315  0.0008    1.1     7.91    118272  0.950
  85    0.0 1.1e-04   0.997      35.53 1.2469e-08   5.716       -890   -5.716   0.329  0.0011    1.0     8.00    119680  0.950
  86    0.0 1.0e-04   0.998      35.42 1.2454e-08   5.716       -872   -5.716   0.269  0.0015    1.0     8.00    121088  0.950
  87    0.0 9.5e-05   0.999      35.32 1.2429e-08   5.716       -901   -5.716   0.256  0.0005    1.0     8.00    122496  0.950
  88    0.0 9.0e-05   0.999      35.28 1.2433e-08   5.716       -899   -5.716   0.254  0.0009    1.0     8.00    123904  0.950
  89    0.0 8.6e-05   1.000      35.21 1.243e-08    5.716       -868   -5.716   0.267  0.0007    1.0     8.00    125312  0.950
  90    0.0 8.2e-05   0.999      35.15 1.243e-08    5.716       -887   -5.716   0.226  0.0005    1.0     8.00    126720  0.950
  91    0.0 7.7e-05   0.999      34.99 1.2426e-08   5.716       -888   -5.716   0.203  0.0004    1.0     8.00    128128  0.950
  92    0.0 7.4e-05   1.000      34.99 1.2431e-08   5.716       -888   -5.716   0.237  0.0004    1.0     8.00    129536  0.950
  93    0.0 7.0e-05   1.000      34.98 1.2431e-08   5.716       -886   -5.716   0.222  0.0004    1.0     8.00    130944  0.950
  94    0.0 6.6e-05   1.000      34.93 1.2432e-08   5.716       -895   -5.716   0.223  0.0005    1.0     8.00    132352  0.950
  95    0.0 6.3e-05   1.001      34.91 1.2429e-08   5.716       -866   -5.716   0.221  0.0004    1.0     8.00    133760  0.950
  96    0.0 6.0e-05   1.000      34.89 1.2431e-08   5.716       -884   -5.716   0.190  0.0002    1.0     8.00    135168  0.950
  97    0.0 5.7e-05   0.999      34.81 1.2431e-08   5.716       -885   -5.716   0.205  0.0002    1.0     8.00    136576  0.950
  98    0.0 5.4e-05   0.999      34.72 1.2431e-08   5.716       -884   -5.716   0.186  0.0006    1.0     8.00    137984  0.950
  99    0.0 5.1e-05   0.999      34.61 1.2431e-08   5.716       -883   -5.716   0.171  0.0004    1.0     8.00    139392  0.950
 100    0.0 4.9e-05   1.000      34.60 1.2425e-08   5.716       -888   -5.716   0.169  0.0002    1.0     8.00    140800  0.950
 101    0.0 4.6e-05   1.000      34.61 1.2427e-08   5.716       -888   -5.716   0.167  0.0002    1.0     8.00    142208  0.950
 102    0.0 4.4e-05   1.000      34.58 1.2431e-08   5.716       -884   -5.716   0.153  0.0003    1.0     8.00    143616  0.950
 103    0.0 4.2e-05   0.999      34.55 1.2429e-08   5.716       -883   -5.716   0.146  0.0002    1.0     8.00    145024  0.950
 104    0.0 3.3e-05   1.000      34.54 1.243e-08    5.716       -868   -5.716   0.153  0.0003    1.0     8.00    146432  0.800
 105    0.0 3.2e-05   1.000      34.48 1.2432e-08   5.716       -887   -5.716   0.112  0.0001    1.0     8.00    147840  0.950
 106    0.0 2.5e-05   1.000      34.46 1.2431e-08   5.716       -886   -5.716   0.126  0.0002    1.0     8.00    149248  0.800
 107    0.0 2.0e-05   1.000      34.42 1.2432e-08   5.716       -886   -5.716   0.133  0.0003    1.0     8.00    150656  0.800
 108    0.0 1.6e-05   1.000      34.39 1.2432e-08   5.716       -887   -5.716   0.117  0.0001    1.0     8.00    152064  0.800
 109    0.0 1.3e-05   1.000      34.39 1.2427e-08   5.716       -887   -5.716   0.124  0.0000    1.0     8.00    153472  0.800
 110    0.0 1.0e-05   1.000      34.38 1.2431e-08   5.716       -886   -5.716   0.109  0.0000    1.0     8.00    154880  0.800
 111    0.0 0.0e+00   1.000      34.38 1.2431e-08   5.716       -886   -5.716   0.016  0.0000    1.0     8.00    156288  0.800
## Placement Quench took 0.00 seconds (max_rss 26.1 MiB)

BB estimate of min-dist (placement) wire length: 3438

Completed placement consistency check successfully.

Swaps called: 156518

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 5.71639 ns, Fmax: 174.936 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.71639 ns
Placement estimated setup Total Negative Slack (sTNS): -885.35 ns

Placement estimated setup slack histogram:
[ -5.7e-09: -5.2e-09)  20 (  3.9%) |*****
[ -5.2e-09: -4.7e-09)   5 (  1.0%) |*
[ -4.7e-09: -4.2e-09)  15 (  3.0%) |***
[ -4.2e-09: -3.7e-09)   3 (  0.6%) |*
[ -3.7e-09: -3.2e-09)   9 (  1.8%) |**
[ -3.2e-09: -2.7e-09)  14 (  2.8%) |***
[ -2.7e-09: -2.2e-09)  16 (  3.2%) |****
[ -2.2e-09: -1.7e-09)  75 ( 14.8%) |*****************
[ -1.7e-09: -1.2e-09) 207 ( 40.8%) |***********************************************
[ -1.2e-09: -7.1e-10) 143 ( 28.2%) |********************************

Placement estimated geomean non-virtual intra-domain period: 5.71639 ns (174.936 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.71639 ns (174.936 MHz)

Placement cost: 1, bb_cost: 34.3818, td_cost: 1.24311e-08, 

Placement resource usage:
  io  implemented as io : 174
  clb implemented as clb: 56

Placement number of temperatures: 111
Placement total # of swap attempts: 156518
	Swaps accepted:  74956 (47.9 %)
	Swaps rejected:  81562 (52.1 %)
	Swaps aborted :      0 ( 0.0 %)
Placement Quench timing analysis took 0.00108144 seconds (0.000908928 STA, 0.000172516 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.140898 seconds (0.118231 STA, 0.0226675 slack) (113 full updates: 113 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.51 seconds (max_rss 26.1 MiB, delta_rss +0.0 MiB)
Incr Slack updates 113 in 0.00725291 sec
Full Max Req/Worst Slack updates 29 in 0.000285157 sec
Incr Max Req/Worst Slack updates 84 in 0.00127037 sec
Incr Criticality updates 65 in 0.00661587 sec
Full Criticality updates 48 in 0.00562754 sec

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  55 (  4.0%) |******
[      0.1:      0.2) 297 ( 21.3%) |******************************
[      0.2:      0.3) 468 ( 33.6%) |***********************************************
[      0.3:      0.4) 174 ( 12.5%) |*****************
[      0.4:      0.5) 107 (  7.7%) |***********
[      0.5:      0.6)  58 (  4.2%) |******
[      0.6:      0.7)  55 (  4.0%) |******
[      0.7:      0.8)  52 (  3.7%) |*****
[      0.8:      0.9)  54 (  3.9%) |*****
[      0.9:        1)  72 (  5.2%) |*******
## Initializing router criticalities took 0.03 seconds (max_rss 26.7 MiB, delta_rss +0.6 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   63681     568    1338     484 ( 3.216%)    5855 (32.5%)    6.452     -1021.     -6.452      0.000      0.000      N/A
   2    0.0     0.5    7   51298     374    1023     253 ( 1.681%)    5948 (33.0%)    6.452     -1024.     -6.452      0.000      0.000      N/A
   3    0.0     0.6    5   39185     282     768     208 ( 1.382%)    5986 (33.3%)    6.452     -1035.     -6.452      0.000      0.000      N/A
   4    0.0     0.8    2   32233     214     625     161 ( 1.070%)    5999 (33.3%)    6.452     -1036.     -6.452      0.000      0.000      N/A
   5    0.0     1.1    1   29925     179     564     117 ( 0.777%)    6045 (33.6%)    6.454     -1041.     -6.454      0.000      0.000      N/A
   6    0.0     1.4    1   23183     132     432      86 ( 0.571%)    6104 (33.9%)    6.454     -1043.     -6.454      0.000      0.000      N/A
   7    0.0     1.9    1   21549     101     365      46 ( 0.306%)    6236 (34.6%)    6.454     -1045.     -6.454      0.000      0.000      N/A
   8    0.0     2.4    2   14247      65     234      29 ( 0.193%)    6303 (35.0%)    6.456     -1045.     -6.456      0.000      0.000      N/A
   9    0.0     3.1    0   10602      48     160      16 ( 0.106%)    6334 (35.2%)    6.456     -1046.     -6.456      0.000      0.000      N/A
  10    0.0     4.1    2    6286      24      91       6 ( 0.040%)    6372 (35.4%)    6.456     -1048.     -6.456      0.000      0.000       15
  11    0.0     5.3    0    2564      11      29       4 ( 0.027%)    6378 (35.4%)    6.456     -1047.     -6.456      0.000      0.000       13
  12    0.0     6.9    0    1217       9      20       6 ( 0.040%)    6394 (35.5%)    6.456     -1049.     -6.456      0.000      0.000       13
  13    0.0     9.0    0    1946      11      35       5 ( 0.033%)    6402 (35.6%)    6.456     -1051.     -6.456      0.000      0.000       15
  14    0.0    11.6    0    1285       6      23       3 ( 0.020%)    6409 (35.6%)    6.456     -1051.     -6.456      0.000      0.000       16
  15    0.0    15.1    0     786       3       9       0 ( 0.000%)    6425 (35.7%)    6.456     -1051.     -6.456      0.000      0.000       17
Restoring best routing
Critical path: 6.45596 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  54 (  3.9%) |******
[      0.1:      0.2) 244 ( 17.5%) |**************************
[      0.2:      0.3) 435 ( 31.2%) |***********************************************
[      0.3:      0.4) 264 ( 19.0%) |*****************************
[      0.4:      0.5) 123 (  8.8%) |*************
[      0.5:      0.6)  52 (  3.7%) |******
[      0.6:      0.7)  57 (  4.1%) |******
[      0.7:      0.8)  43 (  3.1%) |*****
[      0.8:      0.9)  43 (  3.1%) |*****
[      0.9:        1)  77 (  5.5%) |********
Router Stats: total_nets_routed: 2027 total_connections_routed: 5716 total_heap_pushes: 299987 total_heap_pops: 75950
# Routing took 0.12 seconds (max_rss 27.5 MiB, delta_rss +1.3 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 27.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -812577738
Circuit successfully routed with a channel width factor of 100.
Incr Slack updates 16 in 0.0010467 sec
Full Max Req/Worst Slack updates 1 in 1.1406e-05 sec
Incr Max Req/Worst Slack updates 15 in 0.000226451 sec
Incr Criticality updates 12 in 0.00118206 sec
Full Criticality updates 4 in 0.000511295 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 27.5 MiB, delta_rss +0.0 MiB)
Found 1703 mismatches between routing and packing results.
Fixed 1127 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 27.5 MiB, delta_rss +0.0 MiB)
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
	clb: # blocks: 56, average # input + clock pins used: 22.6786, average # output pins used: 9.23214
	mult_36: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	memory: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.


Average number of bends per net: 1.80634  Maximum # of bends: 37

Number of global nets: 1
Number of routed nets (nonglobal): 568
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6425, average net length: 11.3116
	Maximum net length: 149

Wire length results in terms of physical segments...
	Total wiring segments used: 1856, average wire segments per net: 3.26761
	Maximum segments used by a net: 46
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  4 (  2.0%) |****
[      0.5:      0.6) 26 ( 13.0%) |***************************
[      0.4:      0.5) 46 ( 23.0%) |************************************************
[      0.3:      0.4) 42 ( 21.0%) |********************************************
[      0.2:      0.3) 38 ( 19.0%) |****************************************
[      0.1:      0.2) 20 ( 10.0%) |*********************
[        0:      0.1) 24 ( 12.0%) |*************************
Maximum routing channel utilization:      0.64 at (5,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      46  26.909      100
                         1      45  26.455      100
                         2      53  33.091      100
                         3      54  33.364      100
                         4      63  39.909      100
                         5      64  37.545      100
                         6      53  29.909      100
                         7      51  28.273      100
                         8      41  21.455      100
                         9      40  22.545      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      43  24.818      100
                         1      29  16.727      100
                         2      37  25.273      100
                         3      56  38.364      100
                         4      69  40.182      100
                         5      47  30.455      100
                         6      55  31.727      100
                         7      63  35.000      100
                         8      46  24.091      100
                         9      35  18.000      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 3.01806e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.309

Segment usage by length: length utilization
                         ------ -----------
                              4       0.309


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.9e-10) 175 ( 34.5%) |***********************************************
[  3.9e-10:  4.9e-10)   2 (  0.4%) |*
[  4.9e-10:  5.9e-10) 161 ( 31.8%) |*******************************************
[  5.9e-10:  6.9e-10)  34 (  6.7%) |*********
[  6.9e-10:  7.9e-10)  39 (  7.7%) |**********
[  7.9e-10:  8.9e-10)  43 (  8.5%) |************
[  8.9e-10:  9.9e-10)  29 (  5.7%) |********
[  9.9e-10:  1.1e-09)  14 (  2.8%) |****
[  1.1e-09:  1.2e-09)   4 (  0.8%) |*
[  1.2e-09:  1.3e-09)   6 (  1.2%) |**

Final critical path delay (least slack): 6.45596 ns, Fmax: 154.896 MHz
Final setup Worst Negative Slack (sWNS): -6.45596 ns
Final setup Total Negative Slack (sTNS): -1050.88 ns

Final setup slack histogram:
[ -6.5e-09: -5.9e-09)  20 (  3.9%) |******
[ -5.9e-09: -5.3e-09)  13 (  2.6%) |****
[ -5.3e-09: -4.7e-09)  10 (  2.0%) |***
[ -4.7e-09: -4.2e-09)   6 (  1.2%) |**
[ -4.2e-09: -3.6e-09)   4 (  0.8%) |*
[ -3.6e-09:   -3e-09)  14 (  2.8%) |****
[   -3e-09: -2.4e-09)  19 (  3.7%) |******
[ -2.4e-09: -1.9e-09) 144 ( 28.4%) |******************************************
[ -1.9e-09: -1.3e-09) 162 ( 32.0%) |***********************************************
[ -1.3e-09: -7.3e-10) 115 ( 22.7%) |*********************************

Final geomean non-virtual intra-domain period: 6.45596 ns (154.896 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.45596 ns (154.896 MHz)

Incr Slack updates 1 in 7.1252e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0871e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000122338 sec
Flow timing analysis took 0.2317 seconds (0.203095 STA, 0.0286048 slack) (131 full updates: 114 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 2.08 seconds (max_rss 29.0 MiB)
