Info: Starting: Create simulation model
Info: qsys-generate /home/hws_master/np_con/address_test/test.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/hws_master/np_con/address_test/test/simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading address_test/test.qsys
Progress: Reading input file
Progress: Adding addr_master_0 [addr_master 1.0]
Progress: Parameterizing module addr_master_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test: Generating test "test" for SIM_VHDL
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has writedata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Error: addr_master_0: addr_master does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 3 or more modules remaining
Info: test: Done "test" with 5 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/hws_master/np_con/address_test/test/test.spd --output-directory=/home/hws_master/np_con/address_test/test/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/hws_master/np_con/address_test/test/test.spd --output-directory=/home/hws_master/np_con/address_test/test/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/hws_master/np_con/address_test/test/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/hws_master/np_con/address_test/test/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/hws_master/np_con/address_test/test/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/hws_master/np_con/address_test/test/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/hws_master/np_con/address_test/test/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/hws_master/np_con/address_test/test.qsys --block-symbol-file --output-directory=/home/hws_master/np_con/address_test/test --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading address_test/test.qsys
Progress: Reading input file
Progress: Adding addr_master_0 [addr_master 1.0]
Progress: Parameterizing module addr_master_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/hws_master/np_con/address_test/test.qsys --synthesis=VHDL --output-directory=/home/hws_master/np_con/address_test/test/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading address_test/test.qsys
Progress: Reading input file
Progress: Adding addr_master_0 [addr_master 1.0]
Progress: Parameterizing module addr_master_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module mm_slave_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test: Generating test "test" for QUARTUS_SYNTH
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has writedata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Info: addr_master_0: "test" instantiated addr_master "addr_master_0"
Info: mm_slave_bfm_0: "test" instantiated altera_avalon_mm_slave_bfm "mm_slave_bfm_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "test" instantiated altera_reset_controller "rst_controller"
Info: addr_master_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "addr_master_0_m0_translator"
Info: mm_slave_bfm_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_slave_bfm_0_s0_translator"
Info: addr_master_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "addr_master_0_m0_agent"
Info: mm_slave_bfm_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_slave_bfm_0_s0_agent"
Info: mm_slave_bfm_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_slave_bfm_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/hws_master/np_con/address_test/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mm_slave_bfm_0_s0_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mm_slave_bfm_0_s0_cmd_width_adapter"
Info: Reusing file /home/hws_master/np_con/address_test/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: test: Done "test" with 18 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
