#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10f7490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10d3160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x111da40 .functor NOT 1, L_0x1120730, C4<0>, C4<0>, C4<0>;
L_0x11204c0 .functor XOR 5, L_0x1120380, L_0x1120420, C4<00000>, C4<00000>;
L_0x1120620 .functor XOR 5, L_0x11204c0, L_0x1120580, C4<00000>, C4<00000>;
v0x111cdc0_0 .net *"_ivl_10", 4 0, L_0x1120580;  1 drivers
v0x111cec0_0 .net *"_ivl_12", 4 0, L_0x1120620;  1 drivers
v0x111cfa0_0 .net *"_ivl_2", 4 0, L_0x11202e0;  1 drivers
v0x111d060_0 .net *"_ivl_4", 4 0, L_0x1120380;  1 drivers
v0x111d140_0 .net *"_ivl_6", 4 0, L_0x1120420;  1 drivers
v0x111d270_0 .net *"_ivl_8", 4 0, L_0x11204c0;  1 drivers
v0x111d350_0 .var "clk", 0 0;
v0x111d3f0_0 .var/2u "stats1", 159 0;
v0x111d4b0_0 .var/2u "strobe", 0 0;
v0x111d600_0 .net "sum_dut", 4 0, L_0x1120090;  1 drivers
v0x111d6c0_0 .net "sum_ref", 4 0, L_0x111dde0;  1 drivers
v0x111d760_0 .net "tb_match", 0 0, L_0x1120730;  1 drivers
v0x111d800_0 .net "tb_mismatch", 0 0, L_0x111da40;  1 drivers
v0x111d8c0_0 .net "x", 3 0, v0x11190b0_0;  1 drivers
v0x111d980_0 .net "y", 3 0, v0x1119170_0;  1 drivers
L_0x11202e0 .concat [ 5 0 0 0], L_0x111dde0;
L_0x1120380 .concat [ 5 0 0 0], L_0x111dde0;
L_0x1120420 .concat [ 5 0 0 0], L_0x1120090;
L_0x1120580 .concat [ 5 0 0 0], L_0x111dde0;
L_0x1120730 .cmp/eeq 5, L_0x11202e0, L_0x1120620;
S_0x10dcf00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x10d3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x10e02d0_0 .net *"_ivl_0", 4 0, L_0x111dad0;  1 drivers
L_0x7f617a770018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10dda30_0 .net *"_ivl_3", 0 0, L_0x7f617a770018;  1 drivers
v0x11188a0_0 .net *"_ivl_4", 4 0, L_0x111dc60;  1 drivers
L_0x7f617a770060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1118960_0 .net *"_ivl_7", 0 0, L_0x7f617a770060;  1 drivers
v0x1118a40_0 .net "sum", 4 0, L_0x111dde0;  alias, 1 drivers
v0x1118b70_0 .net "x", 3 0, v0x11190b0_0;  alias, 1 drivers
v0x1118c50_0 .net "y", 3 0, v0x1119170_0;  alias, 1 drivers
L_0x111dad0 .concat [ 4 1 0 0], v0x11190b0_0, L_0x7f617a770018;
L_0x111dc60 .concat [ 4 1 0 0], v0x1119170_0, L_0x7f617a770060;
L_0x111dde0 .arith/sum 5, L_0x111dad0, L_0x111dc60;
S_0x1118db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x10d3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1118fd0_0 .net "clk", 0 0, v0x111d350_0;  1 drivers
v0x11190b0_0 .var "x", 3 0;
v0x1119170_0 .var "y", 3 0;
E_0x10e6950/0 .event negedge, v0x1118fd0_0;
E_0x10e6950/1 .event posedge, v0x1118fd0_0;
E_0x10e6950 .event/or E_0x10e6950/0, E_0x10e6950/1;
S_0x1119250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x10d3160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x1120220 .functor BUFZ 1, L_0x111fc00, C4<0>, C4<0>, C4<0>;
v0x111c410_0 .net *"_ivl_30", 0 0, L_0x1120220;  1 drivers
v0x111c510_0 .net "c1", 0 0, L_0x111e440;  1 drivers
v0x111c5d0_0 .net "c2", 0 0, L_0x111ec30;  1 drivers
v0x111c6c0_0 .net "c3", 0 0, L_0x111f410;  1 drivers
v0x111c7b0_0 .net "c4", 0 0, L_0x111fc00;  1 drivers
v0x111c8a0_0 .net "sum", 4 0, L_0x1120090;  alias, 1 drivers
v0x111c940_0 .net "x", 3 0, v0x11190b0_0;  alias, 1 drivers
v0x111ca30_0 .net "y", 3 0, v0x1119170_0;  alias, 1 drivers
L_0x111e550 .part v0x11190b0_0, 0, 1;
L_0x111e680 .part v0x1119170_0, 0, 1;
L_0x111ed40 .part v0x11190b0_0, 1, 1;
L_0x111ee70 .part v0x1119170_0, 1, 1;
L_0x111f520 .part v0x11190b0_0, 2, 1;
L_0x111f650 .part v0x1119170_0, 2, 1;
L_0x111fd60 .part v0x11190b0_0, 3, 1;
L_0x111fe90 .part v0x1119170_0, 3, 1;
LS_0x1120090_0_0 .concat8 [ 1 1 1 1], L_0x111df90, L_0x111e8b0, L_0x111f040, L_0x111f830;
LS_0x1120090_0_4 .concat8 [ 1 0 0 0], L_0x1120220;
L_0x1120090 .concat8 [ 4 1 0 0], LS_0x1120090_0_0, LS_0x1120090_0_4;
S_0x1119430 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1119250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x111de80 .functor XOR 1, L_0x111e550, L_0x111e680, C4<0>, C4<0>;
L_0x7f617a7700a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x111df90 .functor XOR 1, L_0x111de80, L_0x7f617a7700a8, C4<0>, C4<0>;
L_0x111e050 .functor AND 1, L_0x111e550, L_0x111e680, C4<1>, C4<1>;
L_0x111e190 .functor AND 1, L_0x111e680, L_0x7f617a7700a8, C4<1>, C4<1>;
L_0x111e280 .functor OR 1, L_0x111e050, L_0x111e190, C4<0>, C4<0>;
L_0x111e390 .functor AND 1, L_0x111e550, L_0x7f617a7700a8, C4<1>, C4<1>;
L_0x111e440 .functor OR 1, L_0x111e280, L_0x111e390, C4<0>, C4<0>;
v0x11196c0_0 .net *"_ivl_0", 0 0, L_0x111de80;  1 drivers
v0x11197c0_0 .net *"_ivl_10", 0 0, L_0x111e390;  1 drivers
v0x11198a0_0 .net *"_ivl_4", 0 0, L_0x111e050;  1 drivers
v0x1119990_0 .net *"_ivl_6", 0 0, L_0x111e190;  1 drivers
v0x1119a70_0 .net *"_ivl_8", 0 0, L_0x111e280;  1 drivers
v0x1119ba0_0 .net "a", 0 0, L_0x111e550;  1 drivers
v0x1119c60_0 .net "b", 0 0, L_0x111e680;  1 drivers
v0x1119d20_0 .net "cin", 0 0, L_0x7f617a7700a8;  1 drivers
v0x1119de0_0 .net "cout", 0 0, L_0x111e440;  alias, 1 drivers
v0x1119ea0_0 .net "sum", 0 0, L_0x111df90;  1 drivers
S_0x111a000 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1119250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x111e840 .functor XOR 1, L_0x111ed40, L_0x111ee70, C4<0>, C4<0>;
L_0x111e8b0 .functor XOR 1, L_0x111e840, L_0x111e440, C4<0>, C4<0>;
L_0x111e9b0 .functor AND 1, L_0x111ed40, L_0x111ee70, C4<1>, C4<1>;
L_0x111ea20 .functor AND 1, L_0x111ee70, L_0x111e440, C4<1>, C4<1>;
L_0x111eac0 .functor OR 1, L_0x111e9b0, L_0x111ea20, C4<0>, C4<0>;
L_0x111eb80 .functor AND 1, L_0x111ed40, L_0x111e440, C4<1>, C4<1>;
L_0x111ec30 .functor OR 1, L_0x111eac0, L_0x111eb80, C4<0>, C4<0>;
v0x111a260_0 .net *"_ivl_0", 0 0, L_0x111e840;  1 drivers
v0x111a340_0 .net *"_ivl_10", 0 0, L_0x111eb80;  1 drivers
v0x111a420_0 .net *"_ivl_4", 0 0, L_0x111e9b0;  1 drivers
v0x111a510_0 .net *"_ivl_6", 0 0, L_0x111ea20;  1 drivers
v0x111a5f0_0 .net *"_ivl_8", 0 0, L_0x111eac0;  1 drivers
v0x111a720_0 .net "a", 0 0, L_0x111ed40;  1 drivers
v0x111a7e0_0 .net "b", 0 0, L_0x111ee70;  1 drivers
v0x111a8a0_0 .net "cin", 0 0, L_0x111e440;  alias, 1 drivers
v0x111a940_0 .net "cout", 0 0, L_0x111ec30;  alias, 1 drivers
v0x111aa70_0 .net "sum", 0 0, L_0x111e8b0;  1 drivers
S_0x111ac00 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1119250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x111efd0 .functor XOR 1, L_0x111f520, L_0x111f650, C4<0>, C4<0>;
L_0x111f040 .functor XOR 1, L_0x111efd0, L_0x111ec30, C4<0>, C4<0>;
L_0x111f140 .functor AND 1, L_0x111f520, L_0x111f650, C4<1>, C4<1>;
L_0x111f1b0 .functor AND 1, L_0x111f650, L_0x111ec30, C4<1>, C4<1>;
L_0x111f250 .functor OR 1, L_0x111f140, L_0x111f1b0, C4<0>, C4<0>;
L_0x111f360 .functor AND 1, L_0x111f520, L_0x111ec30, C4<1>, C4<1>;
L_0x111f410 .functor OR 1, L_0x111f250, L_0x111f360, C4<0>, C4<0>;
v0x111ae70_0 .net *"_ivl_0", 0 0, L_0x111efd0;  1 drivers
v0x111af50_0 .net *"_ivl_10", 0 0, L_0x111f360;  1 drivers
v0x111b030_0 .net *"_ivl_4", 0 0, L_0x111f140;  1 drivers
v0x111b120_0 .net *"_ivl_6", 0 0, L_0x111f1b0;  1 drivers
v0x111b200_0 .net *"_ivl_8", 0 0, L_0x111f250;  1 drivers
v0x111b330_0 .net "a", 0 0, L_0x111f520;  1 drivers
v0x111b3f0_0 .net "b", 0 0, L_0x111f650;  1 drivers
v0x111b4b0_0 .net "cin", 0 0, L_0x111ec30;  alias, 1 drivers
v0x111b550_0 .net "cout", 0 0, L_0x111f410;  alias, 1 drivers
v0x111b680_0 .net "sum", 0 0, L_0x111f040;  1 drivers
S_0x111b810 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1119250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x111f7c0 .functor XOR 1, L_0x111fd60, L_0x111fe90, C4<0>, C4<0>;
L_0x111f830 .functor XOR 1, L_0x111f7c0, L_0x111f410, C4<0>, C4<0>;
L_0x111f930 .functor AND 1, L_0x111fd60, L_0x111fe90, C4<1>, C4<1>;
L_0x111f9a0 .functor AND 1, L_0x111fe90, L_0x111f410, C4<1>, C4<1>;
L_0x111fa40 .functor OR 1, L_0x111f930, L_0x111f9a0, C4<0>, C4<0>;
L_0x111fb50 .functor AND 1, L_0x111fd60, L_0x111f410, C4<1>, C4<1>;
L_0x111fc00 .functor OR 1, L_0x111fa40, L_0x111fb50, C4<0>, C4<0>;
v0x111ba50_0 .net *"_ivl_0", 0 0, L_0x111f7c0;  1 drivers
v0x111bb50_0 .net *"_ivl_10", 0 0, L_0x111fb50;  1 drivers
v0x111bc30_0 .net *"_ivl_4", 0 0, L_0x111f930;  1 drivers
v0x111bd20_0 .net *"_ivl_6", 0 0, L_0x111f9a0;  1 drivers
v0x111be00_0 .net *"_ivl_8", 0 0, L_0x111fa40;  1 drivers
v0x111bf30_0 .net "a", 0 0, L_0x111fd60;  1 drivers
v0x111bff0_0 .net "b", 0 0, L_0x111fe90;  1 drivers
v0x111c0b0_0 .net "cin", 0 0, L_0x111f410;  alias, 1 drivers
v0x111c150_0 .net "cout", 0 0, L_0x111fc00;  alias, 1 drivers
v0x111c280_0 .net "sum", 0 0, L_0x111f830;  1 drivers
S_0x111cbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x10d3160;
 .timescale -12 -12;
E_0x10e6e00 .event anyedge, v0x111d4b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x111d4b0_0;
    %nor/r;
    %assign/vec4 v0x111d4b0_0, 0;
    %wait E_0x10e6e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1118db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e6950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1119170_0, 0;
    %assign/vec4 v0x11190b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x10d3160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111d350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111d4b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x10d3160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x111d350_0;
    %inv;
    %store/vec4 v0x111d350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x10d3160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1118fd0_0, v0x111d800_0, v0x111d8c0_0, v0x111d980_0, v0x111d6c0_0, v0x111d600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10d3160;
T_5 ;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x10d3160;
T_6 ;
    %wait E_0x10e6950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x111d3f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111d3f0_0, 4, 32;
    %load/vec4 v0x111d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111d3f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x111d3f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111d3f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x111d6c0_0;
    %load/vec4 v0x111d6c0_0;
    %load/vec4 v0x111d600_0;
    %xor;
    %load/vec4 v0x111d6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111d3f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x111d3f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111d3f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/m2014_q4j/iter0/response1/top_module.sv";
