module Exp1 (A, B, S, Cin, add_sub);

input [3:0] A, B;
input Cin, add_sub;
output reg [4:0] S;

always @(A, B, Cin, add_sub)
	
	if (add_sub)
		S = A + B + Cin;
		
	else
		S = A - B;
	
endmodule