// Seed: 188245810
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  supply1 id_5, id_6, id_7;
  assign id_7 = -1;
  genvar id_8;
  wire id_9;
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1,
    output wand id_2
);
  always_comb @(1, posedge id_0) assign id_2 = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    output logic id_1,
    input tri0 id_2,
    output logic id_3,
    output tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    output wire id_9
    , id_11
);
  always
    if (1) id_1 <= id_11;
    else
      for (id_11 = !id_2; module_2; id_3 = -1) begin : LABEL_0
        id_1 <= id_5;
        id_1 <= -1 + -1 - -1;
      end
  wand id_12 = -1;
  supply1 id_13 = -1;
  wire id_14 = -1;
  assign id_4 = id_12 == 1;
  uwire id_15 = -1;
  assign id_0 = id_13;
endmodule
module module_3 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output logic id_7,
    input tri0 id_8,
    input wand id_9,
    output wor id_10,
    output wor id_11,
    input tri0 id_12,
    output wand id_13,
    output tri0 id_14,
    input tri1 id_15,
    output tri id_16,
    output wire id_17,
    input wand id_18
);
  xnor primCall (id_5, id_18, id_6, id_9, id_15, id_12, id_4, id_1);
  module_2 modCall_1 (
      id_17,
      id_7,
      id_6,
      id_7,
      id_17,
      id_3,
      id_17,
      id_14,
      id_2,
      id_5
  );
  assign modCall_1.id_5 = 0;
  always @(negedge id_3) id_7 <= 1 < -1;
endmodule
