Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 25 17:36:48 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_shift_register_timing_summary_routed.rpt -pb top_shift_register_timing_summary_routed.pb -rpx top_shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : top_shift_register
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.308        0.000                      0                   71        0.193        0.000                      0                   71        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.308        0.000                      0                   71        0.193        0.000                      0                   71        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 2.109ns (57.572%)  route 1.554ns (42.428%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.251    u_btn_debouncer/U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    u_btn_debouncer/U_debouncer_btnU/count0_carry__2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.699 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__3/O[1]
                         net (fo=1, routed)           0.816     8.516    u_btn_debouncer/U_debouncer_btnU/count0[18]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.303     8.819 r  u_btn_debouncer/U_debouncer_btnU/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.819    u_btn_debouncer/U_debouncer_btnU/count[18]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[18]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn_debouncer/U_debouncer_btnU/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnD/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnD/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.828ns (24.598%)  route 2.538ns (75.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.159    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y45          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_btn_debouncer/U_debouncer_btnD/count_reg[10]/Q
                         net (fo=2, routed)           0.824     6.440    u_btn_debouncer/U_debouncer_btnD/count_reg_n_0_[10]
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  u_btn_debouncer/U_debouncer_btnD/btn_state_i_5__0/O
                         net (fo=1, routed)           0.577     7.141    u_btn_debouncer/U_debouncer_btnD/btn_state_i_5__0_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.265 f  u_btn_debouncer/U_debouncer_btnD/btn_state_i_3__0/O
                         net (fo=21, routed)          0.479     7.744    u_btn_debouncer/U_debouncer_btnD/btn_state_i_3__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  u_btn_debouncer/U_debouncer_btnD/btn_state_i_1__0/O
                         net (fo=1, routed)           0.658     8.525    u_btn_debouncer/U_debouncer_btnD/btn_state
    SLICE_X1Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.859    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X1Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/btn_state_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    u_btn_debouncer/U_debouncer_btnD/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.013ns (56.667%)  route 1.539ns (43.333%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.251    u_btn_debouncer/U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    u_btn_debouncer/U_debouncer_btnU/count0_carry__2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__3/O[2]
                         net (fo=1, routed)           0.802     8.406    u_btn_debouncer/U_debouncer_btnU/count0[19]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.302     8.708 r  u_btn_debouncer/U_debouncer_btnU/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.708    u_btn_debouncer/U_debouncer_btnU/count[19]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[19]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn_debouncer/U_debouncer_btnU/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.765ns (50.416%)  route 1.736ns (49.584%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.359 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/O[0]
                         net (fo=1, routed)           0.998     8.357    u_btn_debouncer/U_debouncer_btnU/count0[9]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.299     8.656 r  u_btn_debouncer/U_debouncer_btnU/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.656    u_btn_debouncer/U_debouncer_btnU/count[9]_i_1_n_0
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[9]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    15.126    u_btn_debouncer/U_debouncer_btnU/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.993ns (56.334%)  route 1.545ns (43.666%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.251    u_btn_debouncer/U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    u_btn_debouncer/U_debouncer_btnU/count0_carry__2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.587 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__3/O[0]
                         net (fo=1, routed)           0.807     8.394    u_btn_debouncer/U_debouncer_btnU/count0[17]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.299     8.693 r  u_btn_debouncer/U_debouncer_btnU/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.693    u_btn_debouncer/U_debouncer_btnU/count[17]_i_1_n_0
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[17]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y44          FDCE (Setup_fdce_C_D)        0.079    15.175    u_btn_debouncer/U_debouncer_btnU/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.879ns (54.981%)  route 1.539ns (45.019%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.251    u_btn_debouncer/U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__2/O[0]
                         net (fo=1, routed)           0.801     8.274    u_btn_debouncer/U_debouncer_btnU/count0[13]
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.299     8.573 r  u_btn_debouncer/U_debouncer_btnU/count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.573    u_btn_debouncer/U_debouncer_btnU/count[13]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y43          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn_debouncer/U_debouncer_btnU/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.977ns (58.551%)  route 1.400ns (41.449%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    u_btn_debouncer/U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.251    u_btn_debouncer/U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.564 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__2/O[3]
                         net (fo=1, routed)           0.662     8.226    u_btn_debouncer/U_debouncer_btnU/count0[16]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.306     8.532 r  u_btn_debouncer/U_debouncer_btnU/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.532    u_btn_debouncer/U_debouncer_btnU/count[16]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.858    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[16]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.029    15.125    u_btn_debouncer/U_debouncer_btnU/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnD/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnD/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.867ns (57.018%)  route 1.407ns (42.982%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  u_btn_debouncer/U_debouncer_btnD/count_reg[5]/Q
                         net (fo=2, routed)           0.624     6.238    u_btn_debouncer/U_debouncer_btnD/count_reg_n_0_[5]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.875 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.875    u_btn_debouncer/U_debouncer_btnD/count0_carry__0_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.992    u_btn_debouncer/U_debouncer_btnD/count0_carry__1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_btn_debouncer/U_debouncer_btnD/count0_carry__2_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.348 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__3/O[2]
                         net (fo=1, routed)           0.784     8.132    u_btn_debouncer/U_debouncer_btnD/count0_carry__3_n_5
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.301     8.433 r  u_btn_debouncer/U_debouncer_btnD/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     8.433    u_btn_debouncer/U_debouncer_btnD/count[19]_i_1__0_n_0
    SLICE_X3Y46          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.860    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y46          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)        0.031    15.130    u_btn_debouncer/U_debouncer_btnD/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnD/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnD/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.839ns (56.311%)  route 1.427ns (43.689%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  u_btn_debouncer/U_debouncer_btnD/count_reg[5]/Q
                         net (fo=2, routed)           0.624     6.238    u_btn_debouncer/U_debouncer_btnD/count_reg_n_0_[5]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.875 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.875    u_btn_debouncer/U_debouncer_btnD/count0_carry__0_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.992    u_btn_debouncer/U_debouncer_btnD/count0_carry__1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.315 r  u_btn_debouncer/U_debouncer_btnD/count0_carry__2/O[1]
                         net (fo=1, routed)           0.803     8.118    u_btn_debouncer/U_debouncer_btnD/count0_carry__2_n_6
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.306     8.424 r  u_btn_debouncer/U_debouncer_btnD/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.424    u_btn_debouncer/U_debouncer_btnD/count[14]_i_1__0_n_0
    SLICE_X1Y45          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.860    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X1Y45          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDCE (Setup_fdce_C_D)        0.029    15.128    u_btn_debouncer/U_debouncer_btnD/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.749ns (53.050%)  route 1.548ns (46.950%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_btn_debouncer/U_debouncer_btnU/count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.349    u_btn_debouncer/U_debouncer_btnU/count[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  u_btn_debouncer/U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.023    u_btn_debouncer/U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.336 r  u_btn_debouncer/U_debouncer_btnU/count0_carry__0/O[3]
                         net (fo=1, routed)           0.810     8.146    u_btn_debouncer/U_debouncer_btnU/count0[8]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.306     8.452 r  u_btn_debouncer/U_debouncer_btnU/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.452    u_btn_debouncer/U_debouncer_btnU/count[8]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[8]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.079    15.174    u_btn_debouncer/U_debouncer_btnU/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_shift_register/sr7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_register/sr7_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    u_shift_register/CLK
    SLICE_X1Y41          FDCE                                         r  u_shift_register/sr7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_shift_register/sr7_reg[1]/Q
                         net (fo=3, routed)           0.124     1.742    u_shift_register/led_OBUF[2]
    SLICE_X1Y41          FDCE                                         r  u_shift_register/sr7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    u_shift_register/CLK
    SLICE_X1Y41          FDCE                                         r  u_shift_register/sr7_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.072     1.549    u_shift_register/sr7_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_register/sr7_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.433%)  route 0.169ns (54.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X4Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnU/btn_state_reg/Q
                         net (fo=6, routed)           0.169     1.785    u_shift_register/D[0]
    SLICE_X0Y42          FDCE                                         r  u_shift_register/sr7_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    u_shift_register/CLK
    SLICE_X0Y42          FDCE                                         r  u_shift_register/sr7_reg[0]_lopt_replica/C
                         clock pessimism             -0.478     1.514    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.070     1.584    u_shift_register/sr7_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_register/sr7_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.731%)  route 0.181ns (56.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X4Y42          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnU/btn_state_reg/Q
                         net (fo=6, routed)           0.181     1.798    u_shift_register/D[0]
    SLICE_X1Y41          FDCE                                         r  u_shift_register/sr7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    u_shift_register/CLK
    SLICE_X1Y41          FDCE                                         r  u_shift_register/sr7_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.046     1.560    u_shift_register/sr7_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnD/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnD/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.478    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X1Y45          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  u_btn_debouncer/U_debouncer_btnD/count_reg[14]/Q
                         net (fo=22, routed)          0.171     1.790    u_btn_debouncer/U_debouncer_btnD/count_reg_n_0_[14]
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  u_btn_debouncer/U_debouncer_btnD/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    u_btn_debouncer/U_debouncer_btnD/count[12]_i_1__0_n_0
    SLICE_X3Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.993    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    u_btn_debouncer/U_debouncer_btnD/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnD/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnD/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.213%)  route 0.177ns (48.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.478    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y45          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  u_btn_debouncer/U_debouncer_btnD/count_reg[15]/Q
                         net (fo=22, routed)          0.177     1.796    u_btn_debouncer/U_debouncer_btnD/count_reg_n_0_[15]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  u_btn_debouncer/U_debouncer_btnD/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    u_btn_debouncer/U_debouncer_btnD/count[11]_i_1__0_n_0
    SLICE_X3Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.993    u_btn_debouncer/U_debouncer_btnD/CLK
    SLICE_X3Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnD/count_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.091     1.585    u_btn_debouncer/U_debouncer_btnD/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  u_btn_debouncer/U_debouncer_btnU/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.814    u_btn_debouncer/U_debouncer_btnU/count[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  u_btn_debouncer/U_debouncer_btnU/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u_btn_debouncer/U_debouncer_btnU/count[0]_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.990    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y41          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.120     1.595    u_btn_debouncer/U_debouncer_btnU/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_shift_register/sr7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_register/sr7_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.960%)  route 0.195ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    u_shift_register/CLK
    SLICE_X0Y41          FDCE                                         r  u_shift_register/sr7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_shift_register/sr7_reg[4]/Q
                         net (fo=3, routed)           0.195     1.813    u_shift_register/led_OBUF[5]
    SLICE_X0Y41          FDCE                                         r  u_shift_register/sr7_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    u_shift_register/CLK
    SLICE_X0Y41          FDCE                                         r  u_shift_register/sr7_reg[5]_lopt_replica/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.071     1.548    u_shift_register/sr7_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.210%)  route 0.170ns (44.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/Q
                         net (fo=22, routed)          0.170     1.810    u_btn_debouncer/U_debouncer_btnU/count[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  u_btn_debouncer/U_debouncer_btnU/count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_btn_debouncer/U_debouncer_btnU/count[16]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[16]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.091     1.583    u_btn_debouncer/U_debouncer_btnU/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.065%)  route 0.171ns (44.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/Q
                         net (fo=22, routed)          0.171     1.811    u_btn_debouncer/U_debouncer_btnU/count[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  u_btn_debouncer/U_debouncer_btnU/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.856    u_btn_debouncer/U_debouncer_btnU/count[18]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X5Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[18]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.092     1.584    u_btn_debouncer/U_debouncer_btnU/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnU/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnU/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  u_btn_debouncer/U_debouncer_btnU/count_reg[14]/Q
                         net (fo=22, routed)          0.200     1.840    u_btn_debouncer/U_debouncer_btnU/count[14]
    SLICE_X6Y44          LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  u_btn_debouncer/U_debouncer_btnU/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.885    u_btn_debouncer/U_debouncer_btnU/count[15]_i_1_n_0
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    u_btn_debouncer/U_debouncer_btnU/CLK
    SLICE_X6Y44          FDCE                                         r  u_btn_debouncer/U_debouncer_btnU/count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121     1.597    u_btn_debouncer/U_debouncer_btnU/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    u_btn_debouncer/U_debouncer_btnD/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    u_btn_debouncer/U_debouncer_btnD/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    u_btn_debouncer/U_debouncer_btnD/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    u_btn_debouncer/U_debouncer_btnD/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    u_btn_debouncer/U_debouncer_btnD/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    u_btn_debouncer/U_debouncer_btnD/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    u_btn_debouncer/U_debouncer_btnD/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    u_btn_debouncer/U_debouncer_btnD/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    u_btn_debouncer/U_debouncer_btnD/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    u_btn_debouncer/U_debouncer_btnD/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    u_btn_debouncer/U_debouncer_btnD/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    u_btn_debouncer/U_debouncer_btnU/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41    u_btn_debouncer/U_debouncer_btnU/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    u_btn_debouncer/U_debouncer_btnU/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    u_btn_debouncer/U_debouncer_btnD/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    u_btn_debouncer/U_debouncer_btnD/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_btn_debouncer/U_debouncer_btnD/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_btn_debouncer/U_debouncer_btnD/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_btn_debouncer/U_debouncer_btnD/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_btn_debouncer/U_debouncer_btnD/count_reg[19]/C



