# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 192
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "result.dat          0" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(192)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 195
# ** Warning: (vsim-7) Failed to open readmem file "564_final_outputs_0.dat          0" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
run
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(211)
#    Time: 775 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 211
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 665 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 184
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
add wave -position insertpoint  \
sim:/tb_top/dut/weight_sram_addr
run
run
add wave -position insertpoint  \
sim:/tb_top/dut/weight_row_done
run
run
run
run
run
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 192
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "result.dat          0" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(192)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 195
# ** Warning: (vsim-7) Failed to open readmem file "564_final_outputs_0.dat          0" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#178 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 199
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
run
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(211)
#    Time: 775 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 211
quit -sim
# End time: 12:15:01 on Nov 01,2020, Elapsed time: 1:03:40
# Errors: 0, Warnings: 200
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Error: No Design Loaded!
# Error in macro ././do-files/run.do line 2
# No Design Loaded!
#     while executing
# "restartCmd"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart"
vsim work.tb_top
# vsim work.tb_top 
# Start time: 12:16:45 on Nov 01,2020
# Loading sv_std.std
# Loading work.tb_top
# Loading work.sram
# Loading work.project
run
# -------------------------------start_simulation-------------------------------
# 
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/wave3.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sean  Hostname: TPWEN  ProcessID: 24688
#           Attempting to use alternate WLF file "./wlftj617ki".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj617ki
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/tb_top/dut/read_weight
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
add wave -position insertpoint  \
sim:/tb_top/dut/pause_flag
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
add wave -position insertpoint  \
sim:/tb_top/clk
add wave -position insertpoint  \
sim:/tb_top/dut/main_state_machine_current_state
add wave -position insertpoint  \
sim:/tb_top/dut/secondary_state_machine_current_state
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
add wave -position insertpoint  \
sim:/tb_top/dut/dut_sram_read_address \
sim:/tb_top/dut/dut_wmem_read_address \
sim:/tb_top/dut/wmem_dut_read_data \
sim:/tb_top/dut/sram_dut_read_data
add wave -position insertpoint  \
sim:/tb_top/dut/input_input \
sim:/tb_top/dut/weight_input
add wave -position insertpoint  \
sim:/tb_top/dut/size_of_inputs \
sim:/tb_top/dut/size_of_weights \
sim:/tb_top/dut/number_of_inputs \
sim:/tb_top/dut/number_of_weights \
sim:/tb_top/dut/number_of_input_reads \
sim:/tb_top/dut/number_of_weight_reads \
sim:/tb_top/dut/accumulated_inputs
add wave -position insertpoint  \
sim:/tb_top/dut/input_read_complete_signal
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
add wave -position insertpoint  \
sim:/tb_top/dut/number_of_input_reads_needed
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run
run
add wave -position insertpoint  \
sim:/tb_top/dut/weight_matrix_dimensions
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
run
run 10ps
run 10ps
run 10ps
run 10ps
run 10ps
run 10ps
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Size of inputs:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
add wave -position insertpoint  \
sim:/tb_top/dut/accumulated_inputs
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
restart
run
# Number of memory reads:     9
run
run
# Number of memory reads:    10
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
add wave -position insertpoint  \
sim:/tb_top/dut/idle_process_signal
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:    10
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
# Number of memory reads:     9
# Number of memory reads:    10
# Number of memory reads:    11
# Number of memory reads:    12
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     9
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
# Number of memory reads:     9
# Number of memory reads:    10
# Number of memory reads:    11
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
# Number of memory reads:     9
add wave -position insertpoint  \
sim:/tb_top/dut/current_weight_bits
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
# Number of memory reads:     9
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads:     3
# Number of memory reads:     4
# Number of memory reads:     5
# Number of memory reads:     6
# Number of memory reads:     7
# Number of memory reads:     8
# Number of memory reads:     9
add wave -position insertpoint  \
sim:/tb_top/dut/start_mac
run
run
run
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:    10
# Number of memory reads needed:     8
# Number of memory reads:    11
# Number of memory reads needed:     8
# Number of memory reads:    12
# Number of memory reads needed:     8
# Number of memory reads:    13
# Number of memory reads needed:     8
# Number of memory reads:    14
# Number of memory reads needed:     8
# Number of memory reads:    15
# Number of memory reads needed:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
run
run
run
run
run
run
run
run
run
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight input:  4420
run
run
run
run
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:     0
# Current weight input:  4420
# Current weight bits:     0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Current weight input:  4420
# Current weight bits:  4420
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Current weight input:  4420
# Current weight bits: 17680
add wave -position insertpoint  \
sim:/tb_top/dut/input_coef
add wave -position insertpoint  \
sim:/tb_top/dut/weight_coef
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:    10
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
# Number of memory reads:     2
# Number of memory reads needed:     8
# Number of memory reads:     3
# Number of memory reads needed:     8
# Number of memory reads:     4
# Number of memory reads needed:     8
# Number of memory reads:     5
# Number of memory reads needed:     8
# Number of memory reads:     6
# Number of memory reads needed:     8
# Number of memory reads:     7
# Number of memory reads needed:     8
# Number of memory reads:     8
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:    10
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     1
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Number of inputs:    16
# Size of inputs:     8
# Size of inputs:     8
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     8
# Number of memory reads:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
run 10ps
run 10ps
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     1
# Current weight read adress:     0
# Next weight read adress:     1
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     2
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     2
# Number of memory reads:     2
# Number of memory reads needed:     0
# Number of memory reads:     2
# Number of memory reads needed:     0
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
# Number of weight row bits read: 10
# Number of weight row bits read: 12
# Number of weight row bits read: 14
# Number of weight row bits read: 16
# Current weight input: 21521
# Current weight bits:     0
# Number of weight row bits read:  0
# Number of weight row bits read:  2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     0
# Number of memory reads:     2
# Number of memory reads needed:     0
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
# Number of weight row bits read: 10
# Number of weight row bits read: 12
# Number of weight row bits read: 14
# Number of weight row bits read: 16
# Current weight input: 21521
# Current weight bits:     0
# Number of weight row bits read:  0
# Number of weight row bits read:  2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     0
# Number of memory reads:     2
# Number of memory reads needed:     0
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
# Number of weight row bits read: 10
# Number of weight row bits read: 12
# Number of weight row bits read: 14
# Number of weight row bits read: 16
# Current weight input: 21521
# Current weight bits:     0
# Number of weight row bits read:  0
# Number of weight row bits read:  2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:    16 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     0
# Number of memory reads:     2
# Number of memory reads needed:     0
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21569
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21521
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21828
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21505
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input:   273
# Current weight bits:  4420
# Number of weight row bits read:  0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     0 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:    16 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     0
# Number of memory reads:     2
# Number of memory reads needed:     0
# Current weight input:  4420
# Current weight bits:     2
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits:     2
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits:     2
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21521
# Current weight bits:     2
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21828
# Current weight bits:     2
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input: 21505
# Current weight bits:     2
# Number of weight row bits read:  0
# Number of weight row bits read: 16
# Current weight input:   273
# Current weight bits:     2
# Number of weight row bits read:  0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:    16 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:    16 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:    16
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:    16
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:    16
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:    16
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:    16
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:    16
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:    16
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:    16
# Current input read adress:     9
# Next input read adress:     9
# Number of memory reads:    10
# Number of memory reads needed:    16
# Current input read adress:    10
# Next input read adress:    10
# Number of memory reads:    11
# Number of memory reads needed:    16
# Current input read adress:    11
# Next input read adress:    11
# Number of memory reads:    12
# Number of memory reads needed:    16
# Current input read adress:    12
# Next input read adress:    12
# Number of memory reads:    13
# Number of memory reads needed:    16
# Current input read adress:    13
# Next input read adress:    13
# Number of memory reads:    14
# Number of memory reads needed:    16
# Current input read adress:    14
# Next input read adress:    14
# Number of memory reads:    15
# Number of memory reads needed:    16
# Current input read adress:    15
# Next input read adress:    15
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:    16 bits
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:    16 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:    16
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:    16
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:    16
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:    16
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:    16
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:    16
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:    16
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:    16
# Current input read adress:     9
# Next input read adress:     9
# Number of memory reads:    10
# Number of memory reads needed:    16
# Current input read adress:    10
# Next input read adress:    10
# Number of memory reads:    11
# Number of memory reads needed:    16
# Current input read adress:    11
# Next input read adress:    11
# Number of memory reads:    12
# Number of memory reads needed:    16
# Current input read adress:    12
# Next input read adress:    12
# Number of memory reads:    13
# Number of memory reads needed:    16
# Current input read adress:    13
# Next input read adress:    13
# Number of memory reads:    14
# Number of memory reads needed:    16
# Current input read adress:    14
# Next input read adress:    14
# Number of memory reads:    15
# Number of memory reads needed:    16
# Current input read adress:    15
# Next input read adress:    15
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Number of weight row bits read: 16
# Current weight input:  4420
# Current weight bits: 17680
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight input:  4420
# Current weight bits:  4420
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
run 10ps
# Number of weight row bits read: 10
run 10ps
# Number of weight row bits read: 12
run 10ps
# Number of weight row bits read: 14
run 10ps
# Number of weight row bits read: 16
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run 10ps
# Current weight bits:     0
# Number of weight row bits read:  0
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run 10ps
# Number of weight row bits read:  2
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
run 10ps
# Number of weight row bits read: 10
run 10ps
# Number of weight row bits read: 12
run 10ps
# Number of weight row bits read: 14
run 10ps
# Number of weight row bits read: 16
run 10ps
# Current weight bits:     0
# Number of weight row bits read:  0
run 10ps
# Number of weight row bits read:  2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of weight row bits read:  2
# Number of weight row bits read:  4
# Number of weight row bits read:  6
# Number of weight row bits read:  8
run 10ps
# Number of weight row bits read: 10
run 10ps
# Number of weight row bits read: 12
run 10ps
# Number of weight row bits read: 14
run 10ps
# Number of weight row bits read: 16
run 10ps
# Current weight bits: 21569
# Number of weight row bits read:  0
run 10ps
# Number of weight row bits read:  2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of total row bits read:                                                                              0
# Number of weight row bits read:  2
# Number of total row bits read:                                                                              2
# Number of weight row bits read:  4
# Number of total row bits read:                                                                              2
# Number of weight row bits read:  6
# Number of total row bits read:                                                                              2
# Number of weight row bits read:  8
# Number of total row bits read:                                                                              2
run 10ps
# Number of weight row bits read: 10
# Number of total row bits read:                                                                              2
run 10ps
# Number of weight row bits read: 12
# Number of total row bits read:                                                                              2
run 10ps
# Number of weight row bits read: 14
# Number of total row bits read:                                                                              2
run 10ps
# Number of weight row bits read: 16
# Number of total row bits read:                                                                              2
run 10ps
# Current weight bits: 21569
# Number of weight row bits read:  0
# Number of total row bits read:                                                                              2
run 10ps
# Number of weight row bits read:  2
# Number of total row bits read:                                                                              2
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of total row bits read:                                                                              0
# Number of weight row bits read:  2
# Number of total row bits read:                                                                              2
# Number of weight row bits read:  4
# Number of total row bits read:                                                                              4
# Number of weight row bits read:  6
# Number of total row bits read:                                                                              6
# Number of weight row bits read:  8
# Number of total row bits read:                                                                              8
run 10ps
# Number of weight row bits read: 10
# Number of total row bits read:                                                                             10
run 10ps
# Number of weight row bits read: 12
# Number of total row bits read:                                                                             12
run 10ps
# Number of weight row bits read: 14
# Number of total row bits read:                                                                             14
run 10ps
# Number of weight row bits read: 16
# Number of total row bits read:                                                                             16
run 10ps
# Current weight bits: 21569
# Number of weight row bits read:  0
# Number of total row bits read:                                                                             18
run 10ps
# Number of weight row bits read:  2
# Number of total row bits read:                                                                             20
run 10ps
# Number of weight row bits read:  4
# Number of total row bits read:                                                                             22
run 10ps
# Number of weight row bits read:  6
# Number of total row bits read:                                                                             24
run 10ps
# Number of weight row bits read:  8
# Number of total row bits read:                                                                             26
run 10ps
# Number of weight row bits read: 10
# Number of total row bits read:                                                                             28
run 10ps
# Number of weight row bits read: 12
# Number of total row bits read:                                                                             30
run 10ps
# Number of weight row bits read: 14
# Number of total row bits read:                                                                             32
run 10ps
# Number of weight row bits read: 16
# Number of total row bits read:                                                                              0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# Number of inputs:    16
# Current input read adress:     0
# Next input read adress:     0
# Current weight read adress:     0
# Next weight read adress:     0
# Size of inputs:     8 bits
# Number of memory reads:     8
# Current input read adress:     1
# Next input read adress:     1
# Size of inputs:     2 bits
# Current weight read adress:     1
# Next weight read adress:     1
# Number of memory reads:     2
# Number of memory reads needed:     8
# Current input read adress:     2
# Next input read adress:     2
# Number of memory reads:     3
# Number of memory reads needed:     8
# Current input read adress:     3
# Next input read adress:     3
# Number of memory reads:     4
# Number of memory reads needed:     8
# Current input read adress:     4
# Next input read adress:     4
# Number of memory reads:     5
# Number of memory reads needed:     8
# Current input read adress:     5
# Next input read adress:     5
# Number of memory reads:     6
# Number of memory reads needed:     8
# Current input read adress:     6
# Next input read adress:     6
# Number of memory reads:     7
# Number of memory reads needed:     8
# Current input read adress:     7
# Next input read adress:     7
# Number of memory reads:     8
# Number of memory reads needed:     8
# Current input read adress:     8
# Next input read adress:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Number of memory reads:     9
# Number of memory reads needed:     8
# Current weight bits:  4420
# Number of weight row bits read:  0
# Number of total row bits read:                                                                              0
# Number of weight row bits read:  2
# Number of total row bits read:                                                                              2
# Number of weight row bits read:  4
# Number of total row bits read:                                                                              4
# Number of weight row bits read:  6
# Number of total row bits read:                                                                              6
# Number of weight row bits read:  8
# Number of total row bits read:                                                                              8
run
# Number of weight row bits read: 10
# Number of total row bits read:                                                                             10
run
# Number of weight row bits read: 12
# Number of total row bits read:                                                                             12
run
# Number of weight row bits read: 14
# Number of total row bits read:                                                                             14
run
# Number of weight row bits read: 16
# Number of total row bits read:                                                                             16
run
# Current weight bits: 21569
# Number of weight row bits read:  0
# Number of total row bits read:                                                                             18
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/wave.do
