# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Adders/FA.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Adders/HA.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/new/PROCESSOR.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/regbank/Reg.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd" \
"../../../../NanoProcessorV3.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd" \
"../../../../NanoProcessorV3.srcs/sim_1/new/TB_PROCESSOR.vhd" \

# Do not sort compile order
nosort
