// Seed: 2410229841
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output uwire id_1;
  tri1 id_4 = 1;
  wire [1 : 1] id_5;
  assign id_1 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    output tri0 id_10,
    output uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wire id_14,
    input wand id_15,
    output supply1 id_16,
    output tri1 id_17,
    input uwire id_18,
    output wor id_19,
    input wor id_20
);
  assign id_0 = id_15 <-> 1;
  logic id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
  assign modCall_1.id_1 = 0;
endmodule
