

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Sat Dec 28 19:43:32 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.153|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3926|  3926|  3926|  3926|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3924|  3924|        10|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      -|       0|    723|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     598|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     598|   1201|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+-------+---+----+-----+
    |network_mux_32_16_1_1_U6  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U7  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U8  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U9  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    +--------------------------+-----------------------+---------+-------+---+----+-----+
    |Total                     |                       |        0|      0|  0| 260|    0|
    +--------------------------+-----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U10  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U11  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U12  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U13  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U14  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U15  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U16  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U17  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U18  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_7_fu_437_p2     |     +    |      0|  0|  14|           1|          10|
    |add_ln35_10_fu_965_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln35_21_fu_393_p2    |     +    |      0|  0|  14|          10|           1|
    |add_ln35_2_fu_713_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_3_fu_734_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln35_4_fu_743_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_5_fu_757_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_6_fu_770_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_7_fu_774_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_8_fu_945_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln35_9_fu_955_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln35_fu_688_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln41_1_fu_970_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln41_2_fu_1010_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_3_fu_1014_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_4_fu_1045_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln41_5_fu_1062_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_6_fu_1066_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_7_fu_1071_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_8_fu_1076_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln41_fu_728_p2       |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_431_p2          |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_703_p2          |     +    |      0|  0|  15|           1|           5|
    |tmp6_fu_351_p2           |     +    |      0|  0|  15|           5|           5|
    |tmp6_mid1_fu_642_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_1_0_fu_283_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_1_0_mid1_fu_562_p2   |     +    |      0|  0|  15|           2|           5|
    |tmp_2_0_fu_319_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_mid1_fu_604_p2   |     +    |      0|  0|  15|           2|           5|
    |tmp5_0_0_fu_277_p2       |     -    |      0|  0|  13|          11|          11|
    |tmp5_0_0_mid1_fu_549_p2  |     -    |      0|  0|  13|          11|          11|
    |tmp5_1_0_fu_313_p2       |     -    |      0|  0|  13|          11|          11|
    |tmp5_1_0_mid1_fu_591_p2  |     -    |      0|  0|  13|          11|          11|
    |tmp5_2_0_fu_345_p2       |     -    |      0|  0|  14|          10|          10|
    |tmp5_2_0_mid1_fu_629_p2  |     -    |      0|  0|  14|          10|          10|
    |tmp7_fu_381_p2           |     -    |      0|  0|  13|          11|          11|
    |tmp7_mid167_fu_499_p2    |     -    |      0|  0|  15|           7|           7|
    |tmp7_mid1_fu_671_p2      |     -    |      0|  0|  13|          11|          11|
    |and_ln35_fu_425_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_399_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln24_fu_419_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln35_fu_387_p2      |   icmp   |      0|  0|  13|          10|           9|
    |empty_54_fu_515_p2       |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_519_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln23_3_fu_974_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln23_fu_873_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln35_1_fu_443_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln35_2_fu_453_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln35_4_fu_459_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln35_5_fu_465_p3  |  select  |      0|  0|  11|           1|           5|
    |select_ln35_6_fu_471_p3  |  select  |      0|  0|  10|           1|           6|
    |select_ln35_7_fu_509_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln35_fu_405_p3    |  select  |      0|  0|   5|           1|           1|
    |tmp5_0_0_mid2_fu_555_p3  |  select  |      0|  0|  11|           1|          11|
    |tmp5_1_0_mid2_fu_597_p3  |  select  |      0|  0|  11|           1|          11|
    |tmp5_2_0_mid2_fu_635_p3  |  select  |      0|  0|  10|           1|          10|
    |tmp7_mid2_fu_677_p3      |  select  |      0|  0|  11|           1|          11|
    |tmp_8_fu_920_p4          |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |out_d_fu_247_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_413_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 723|         412|         485|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten71_phi_fu_180_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_203_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_191_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_214_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_225_p4           |   9|          2|    5|         10|
    |indvar_flatten71_reg_176                   |   9|          2|   10|         20|
    |indvar_flatten_reg_199                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_187                            |   9|          2|    1|          2|
    |out_h_0_reg_210                            |   9|          2|    5|         10|
    |out_w_0_reg_221                            |   9|          2|    5|         10|
    |reg_233                                    |   9|          2|   16|         32|
    |reg_238                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  124|        352|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_7_reg_1221               |  10|   0|   10|          0|
    |add_ln35_10_reg_1386              |  10|   0|   10|          0|
    |add_ln35_21_reg_1179              |  10|   0|   10|          0|
    |add_ln35_3_reg_1295               |   5|   0|    5|          0|
    |add_ln35_6_reg_1310               |  11|   0|   11|          0|
    |add_ln35_7_reg_1315               |  11|   0|   11|          0|
    |add_ln41_1_reg_1391               |  16|   0|   16|          0|
    |add_ln41_3_reg_1416               |  16|   0|   16|          0|
    |add_ln41_4_reg_1431               |  16|   0|   16|          0|
    |add_ln41_8_reg_1441               |  16|   0|   16|          0|
    |add_ln41_reg_1290                 |  11|   0|   11|          0|
    |add_ln41_reg_1290_pp0_iter1_reg   |  11|   0|   11|          0|
    |and_ln35_reg_1203                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln23_reg_1184                |   1|   0|    1|          0|
    |icmp_ln35_reg_1175                |   1|   0|    1|          0|
    |icmp_ln35_reg_1175_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten71_reg_176          |  10|   0|   10|          0|
    |indvar_flatten_reg_199            |  10|   0|   10|          0|
    |out_d_0_reg_187                   |   1|   0|    1|          0|
    |out_d_reg_1147                    |   1|   0|    1|          0|
    |out_h_0_reg_210                   |   5|   0|    5|          0|
    |out_h_reg_1213                    |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1239             |   5|   0|    5|          0|
    |out_w_0_reg_221                   |   5|   0|    5|          0|
    |out_w_reg_1274                    |   5|   0|    5|          0|
    |reg_233                           |  16|   0|   16|          0|
    |reg_238                           |  16|   0|   16|          0|
    |select_ln23_3_reg_1396            |  10|   0|   10|          0|
    |select_ln23_reg_1351              |   5|   0|    5|          0|
    |select_ln35_1_reg_1226            |   1|   0|    1|          0|
    |select_ln35_2_reg_1233            |   1|   0|    1|          0|
    |select_ln35_reg_1196              |   5|   0|    5|          0|
    |sext_ln35_12_reg_1366             |  30|   0|   30|          0|
    |sext_ln35_3_reg_1320              |  30|   0|   30|          0|
    |sext_ln35_6_reg_1331              |  30|   0|   30|          0|
    |sext_ln35_9_reg_1356              |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1245            |  10|   0|   11|          1|
    |tmp5_0_0_reg_1155                 |  10|   0|   11|          1|
    |tmp5_1_0_mid2_reg_1250            |  10|   0|   11|          1|
    |tmp5_1_0_reg_1160                 |  10|   0|   11|          1|
    |tmp5_2_0_mid2_reg_1257            |   9|   0|   10|          1|
    |tmp5_2_0_reg_1165                 |   9|   0|   10|          1|
    |tmp7_reg_1170                     |   9|   0|   11|          2|
    |trunc_ln41_1_reg_1336             |  16|   0|   16|          0|
    |trunc_ln41_2_reg_1361             |  16|   0|   16|          0|
    |trunc_ln41_3_reg_1371             |  16|   0|   16|          0|
    |trunc_ln41_4_reg_1401             |  16|   0|   16|          0|
    |trunc_ln41_5_reg_1406             |  16|   0|   16|          0|
    |trunc_ln41_6_reg_1421             |  16|   0|   16|          0|
    |trunc_ln41_7_reg_1426             |  16|   0|   16|          0|
    |trunc_ln41_8_reg_1436             |  16|   0|   16|          0|
    |trunc_ln_reg_1326                 |  16|   0|   16|          0|
    |zext_ln35_12_reg_1264             |   5|   0|   11|          6|
    |zext_ln35_14_reg_1280             |   5|   0|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 598|   0|  618|         20|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

