1727282553 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab04-ctrl/typedefs.sv
1727282954 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab04-ctrl/control.sv
1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab04-ctrl/control_test.sv
