$date
	Thu Oct  5 10:57:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module srFlipFlop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$scope module sff $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ reset $end
$var wire 1 % s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
1"
#20
0"
#30
1"
1%
#40
1!
0"
#50
1"
1#
0%
#60
0!
0"
#70
1"
0$
0#
#80
0"
#90
1"
1$
#100
0"
