{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669039072689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669039072689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 08:57:52 2022 " "Processing started: Mon Nov 21 08:57:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669039072689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039072689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039072689 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1669039073019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpointtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPOINTTYPE " "Found entity 1: SC_RegPOINTTYPE" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegPOINTTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "rtl/CC_BOTTOMSIDECOMPARATOR.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/losingcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/losingcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MATRIXCOMPARATOR " "Found entity 1: CC_MATRIXCOMPARATOR" {  } { { "rtl/LosingComparator.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/LosingComparator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/last_register_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/last_register_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LastRegisterCOMPARATOR " "Found entity 1: CC_LastRegisterCOMPARATOR" {  } { { "rtl/Last_register_comparator.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/Last_register_comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_lives_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_lives_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LIVES_COUNTER " "Found entity 1: SC_LIVES_COUNTER" {  } { { "rtl/SC_LIVES_COUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_LIVES_COUNTER.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter_levels.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter_levels.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER_LEVELS " "Found entity 1: SC_COUNTER_LEVELS" {  } { { "rtl/SC_COUNTER_LEVELS.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_COUNTER_LEVELS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc.statemachinegeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc.statemachinegeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEGENERAL " "Found entity 1: SC_STATEMACHINEGENERAL" {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator_lives.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator_lives.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR_LIVES " "Found entity 1: CC_COMPARATOR_LIVES" {  } { { "rtl/CC_COMPARATOR_LIVES.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_COMPARATOR_LIVES.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator_levels.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator_levels.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR_LEVELS " "Found entity 1: CC_COMPARATOR_LEVELS" {  } { { "rtl/CC_COMPARATOR_LEVELS.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_COMPARATOR_LEVELS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669039079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CHECK SC.STATEMACHINEGENERAL.v(53) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(53): object \"STATE_CHECK\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CHECK_1 SC.STATEMACHINEGENERAL.v(54) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(54): object \"STATE_CHECK_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CONTINUA_1 SC.STATEMACHINEGENERAL.v(54) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(54): object \"STATE_CONTINUA_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_PIERDE SC.STATEMACHINEGENERAL.v(56) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(56): object \"STATE_PIERDE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CONTINUA_1 SC.STATEMACHINEGENERAL.v(57) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(57): object \"STATE_CONTINUA_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_GANO SC.STATEMACHINEGENERAL.v(57) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(57): object \"STATE_GANO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CONTINUA SC.STATEMACHINEGENERAL.v(59) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(59): object \"STATE_CONTINUA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_CONTINUA SC.STATEMACHINEGENERAL.v(60) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(60): object \"STATE_CONTINUA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_PIERDE SC.STATEMACHINEGENERAL.v(60) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(60): object \"STATE_PIERDE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_STATEMACHINEBACKG_LastRegisterComparator_InLow SC.STATEMACHINEGENERAL.v(61) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(61): object \"SC_STATEMACHINEBACKG_LastRegisterComparator_InLow\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "STATE_LOAD_LAST_REGISTER SC.STATEMACHINEGENERAL.v(61) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(61): object \"STATE_LOAD_LAST_REGISTER\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_STATEMACHINEBACKG_LastRegisterComparator_InLow SC.STATEMACHINEGENERAL.v(62) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(62): object \"SC_STATEMACHINEBACKG_LastRegisterComparator_InLow\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_STATEMACHINEGENERAL_clear_OutLow SC.STATEMACHINEGENERAL.v(87) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(87): object \"SC_STATEMACHINEGENERAL_clear_OutLow\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_STATEMACHINEGENERAL_clear_OutLow SC.STATEMACHINEGENERAL.v(95) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(95): object \"SC_STATEMACHINEGENERAL_clear_OutLow\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 95 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_STATEMACHINEGENERAL_clear_OutLow SC.STATEMACHINEGENERAL.v(107) " "Verilog HDL error at SC.STATEMACHINEGENERAL.v(107): object \"SC_STATEMACHINEGENERAL_clear_OutLow\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669039079865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079881 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669039079937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 08:57:59 2022 " "Processing ended: Mon Nov 21 08:57:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669039079937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669039079937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669039079937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669039079937 ""}
