// Seed: 2491961928
module module_0;
  tri0 id_1;
  assign module_1.type_37 = 0;
  reg id_2 = 1 - id_1, id_3, id_4;
  logic [7:0] id_5;
  assign id_5[""] = id_1;
  always
  fork : SymbolIdentifier
    id_4 <= 1'b0;
  join
  wire id_6;
  reg  id_7 = id_2;
  assign id_1 = 1;
  wire id_8;
endmodule
program module_1 (
    output supply1 id_0,
    input logic id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire id_5,
    output tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13
    , id_20,
    input wire id_14,
    input wand id_15,
    input tri id_16,
    input supply1 id_17,
    input wor id_18
);
  wire id_21;
  function void id_22;
    input id_23, id_24;
    output id_25;
    id_24 <= id_1;
  endfunction
  wire id_26 = 1'b0;
  wire id_27;
  assign id_25 = 1;
  wire id_28;
  wire id_29;
  assign id_26 = 1;
  module_0 modCall_1 ();
  id_30(
      .id_0(id_14), .id_1(id_25), .id_2(1 == 1'b0), .id_3(id_6), .id_4(1), .id_5(1'b0), .id_6(1)
  );
endprogram
