0.7
2020.1
May 27 2020
19:59:15
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/AESL_axi_master_gmem.v,1615930722,systemVerilog,,,,AESL_axi_master_gmem,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/AESL_axi_slave_control.v,1615930722,systemVerilog,,,,AESL_axi_slave_control,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/compute.v,1615930707,systemVerilog,,,,compute,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/ip/xil_defaultlib/kernel_gemm_ap_fadd_5_full_dsp_32.vhd,1615930736,vhdl,,,,kernel_gemm_ap_fadd_5_full_dsp_32,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/ip/xil_defaultlib/kernel_gemm_ap_fmul_2_max_dsp_32.vhd,1615930736,vhdl,,,,kernel_gemm_ap_fmul_2_max_dsp_32,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm.autotb.v,1615930722,systemVerilog,,,,apatb_kernel_gemm_top,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm.v,1615930708,systemVerilog,,,,kernel_gemm,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_control_s_axi.v,1615930709,systemVerilog,,,,kernel_gemm_control_s_axi,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_fadd_bkb.v,1615930709,systemVerilog,,,,kernel_gemm_fadd_bkb,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_fmul_cud.v,1615930709,systemVerilog,,,,kernel_gemm_fmul_cud,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_gmem_m_axi.v,1615930709,systemVerilog,,,,kernel_gemm_gmem_m_axi;kernel_gemm_gmem_m_axi_buffer;kernel_gemm_gmem_m_axi_decoder;kernel_gemm_gmem_m_axi_fifo;kernel_gemm_gmem_m_axi_read;kernel_gemm_gmem_m_axi_reg_slice;kernel_gemm_gmem_m_axi_throttl;kernel_gemm_gmem_m_axi_write,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_localdEe.v,1615930709,systemVerilog,,,,kernel_gemm_localdEe;kernel_gemm_localdEe_ram,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/kernel_gemm_localhbi.v,1615930709,systemVerilog,,,,kernel_gemm_localhbi;kernel_gemm_localhbi_ram,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1/sim/verilog/load.v,1615930707,systemVerilog,,,,load,/local-scratch/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
