

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:25:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Cu_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 17.617 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 3.880 us | 3.880 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |       96|       96|        48|          -|          -|     2|    no    |
        | + Row_Loop           |       46|       46|        23|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       10|       10|         5|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        2|        2|         1|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       10|       10|         5|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        2|        2|         1|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     439|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     197|    -|
|Register         |        -|      -|     296|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     296|     702|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_1_fu_504_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln20_fu_349_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln23_1_fu_544_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_389_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln25_1_fu_510_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln25_fu_355_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_527_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln28_fu_372_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_fu_333_p2       |     +    |      0|  0|  15|           5|           5|
    |f_fu_266_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_286_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_484_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_633_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_639_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_478_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_260_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_280_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_1_fu_498_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_343_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_538_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_383_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_448_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_460_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_466_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_597_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_603_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_615_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_621_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_442_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_472_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_609_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_627_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_454_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_319_p2        |    or    |      0|  0|   4|           4|           2|
    |select_ln28_1_fu_645_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_399_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_554_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_490_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 439|         181|         191|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |f_0_reg_137              |   9|          2|    2|          4|
    |grp_fu_254_p0            |  15|          3|   32|         96|
    |grp_fu_254_p1            |  15|          3|   32|         96|
    |max_0_0_reg_160          |   9|          2|   32|         64|
    |max_0_1_reg_207          |   9|          2|   32|         64|
    |max_1_0_reg_184          |   9|          2|   32|         64|
    |max_1_1_reg_231          |   9|          2|   32|         64|
    |max_pool_1_out_address0  |  15|          3|    3|          9|
    |max_pool_1_out_d0        |  15|          3|   32|         96|
    |mpc_0_0_reg_196          |   9|          2|    2|          4|
    |mpc_0_1_reg_243          |   9|          2|    2|          4|
    |mpr_0_0_reg_173          |   9|          2|    2|          4|
    |mpr_0_1_reg_220          |   9|          2|    2|          4|
    |r_0_reg_149              |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 197|         42|  240|        587|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_740             |   2|   0|    2|          0|
    |add_ln20_reg_699               |   2|   0|    2|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |conv_1_out_0_load_reg_714      |  32|   0|   32|          0|
    |conv_1_out_1_load_reg_719      |  32|   0|   32|          0|
    |conv_1_out_2_load_reg_755      |  32|   0|   32|          0|
    |conv_1_out_3_load_reg_760      |  32|   0|   32|          0|
    |f_0_reg_137                    |   2|   0|    2|          0|
    |f_reg_656                      |   2|   0|    2|          0|
    |max_0_0_reg_160                |  32|   0|   32|          0|
    |max_0_1_reg_207                |  32|   0|   32|          0|
    |max_1_0_reg_184                |  32|   0|   32|          0|
    |max_1_1_reg_231                |  32|   0|   32|          0|
    |max_pool_1_out_addr_1_reg_691  |   3|   0|    3|          0|
    |max_pool_1_out_addr_reg_686    |   3|   0|    3|          0|
    |mpc_0_0_reg_196                |   2|   0|    2|          0|
    |mpc_0_1_reg_243                |   2|   0|    2|          0|
    |mpr_0_0_reg_173                |   2|   0|    2|          0|
    |mpr_0_1_reg_220                |   2|   0|    2|          0|
    |r_0_reg_149                    |   2|   0|    2|          0|
    |r_reg_675                      |   2|   0|    2|          0|
    |shl_ln25_reg_680               |   1|   0|    2|          1|
    |zext_ln13_1_reg_667            |   2|   0|    5|          3|
    |zext_ln13_reg_661              |   2|   0|    4|          2|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 296|   0|  302|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |    3|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |    3|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_2_address0    | out |    3|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_ce0         | out |    1|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_q0          |  in |   32|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_3_address0    | out |    3|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_ce0         | out |    1|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_q0          |  in |   32|  ap_memory |  conv_1_out_3  |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 
5 --> 6 
6 --> 6 4 
7 --> 8 3 
8 --> 9 
9 --> 9 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !15"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !21"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !27"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out), !map !33"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 17 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %f_0, -2" [pooling.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [pooling.cpp:10]   --->   Operation 20 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [pooling.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [pooling.cpp:11]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [pooling.cpp:11]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %f_0 to i4" [pooling.cpp:13]   --->   Operation 24 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %f_0 to i5" [pooling.cpp:13]   --->   Operation 25 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 26 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 27 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %Filter_Loop_begin ], [ %r, %Col_Loop_end ]"   --->   Operation 28 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0, -2" [pooling.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [pooling.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Col_Loop_begin" [pooling.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:14]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 34 'shl' 'shl_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 0)" [pooling.cpp:35]   --->   Operation 35 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 %f_0)" [pooling.cpp:35]   --->   Operation 36 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %tmp_11 to i64" [pooling.cpp:35]   --->   Operation 37 'zext' 'zext_ln35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35" [pooling.cpp:35]   --->   Operation 38 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%or_ln35 = or i4 %tmp_10, 2" [pooling.cpp:35]   --->   Operation 39 'or' 'or_ln35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_14_cast = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 false, i4 %or_ln35)" [pooling.cpp:35]   --->   Operation 40 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %tmp_14_cast, %zext_ln13_1" [pooling.cpp:35]   --->   Operation 41 'add' 'add_ln35' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 43 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 44 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 45 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [pooling.cpp:38]   --->   Operation 46 'specregionend' 'empty_13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 47 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [pooling.cpp:28]   --->   Operation 48 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [pooling.cpp:20]   --->   Operation 49 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [pooling.cpp:20]   --->   Operation 50 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.00ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [pooling.cpp:20]   --->   Operation 52 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop, label %Pool_Row_Loop_begin" [pooling.cpp:20]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.00ns)   --->   "%add_ln25 = add i2 %shl_ln25, %mpr_0_0" [pooling.cpp:25]   --->   Operation 54 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %add_ln25, i1 false)" [pooling.cpp:28]   --->   Operation 55 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %tmp_12 to i4" [pooling.cpp:28]   --->   Operation 56 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.18ns)   --->   "%add_ln28 = add i4 %zext_ln13, %zext_ln28" [pooling.cpp:28]   --->   Operation 57 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 59 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 60 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 61 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 62 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 62 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (1.42ns)   --->   "store float %max_0_0, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 63 'store' <Predicate = (icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pooling.cpp:36]   --->   Operation 64 'specregionend' 'empty_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.18ns)   --->   "br label %5" [pooling.cpp:20]   --->   Operation 66 'br' <Predicate = (icmp_ln20)> <Delay = 1.18>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 68 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 69 'load' 'conv_1_out_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'conv_1_out_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.18>

State 6 <SV = 5> <Delay = 17.6>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pooling.cpp:28]   --->   Operation 72 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pooling.cpp:23]   --->   Operation 73 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pooling.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.00ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pooling.cpp:23]   --->   Operation 76 'add' 'add_ln23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [pooling.cpp:23]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [pooling.cpp:24]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i2 %mpc_0_0 to i1" [pooling.cpp:28]   --->   Operation 79 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.61ns)   --->   "%select_ln28_2 = select i1 %trunc_ln28, float %conv_1_out_1_load, float %conv_1_out_0_load" [pooling.cpp:28]   --->   Operation 80 'select' 'select_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 81 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 82 'partselect' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 83 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pooling.cpp:28]   --->   Operation 84 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 85 'partselect' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 87 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 88 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 89 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln23)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 92 'or' 'or_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 93 'and' 'and_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %select_ln28_2, %max_1_0" [pooling.cpp:28]   --->   Operation 94 'fcmp' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_7" [pooling.cpp:28]   --->   Operation 95 'and' 'and_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %select_ln28_2, float %max_1_0" [pooling.cpp:28]   --->   Operation 96 'select' 'select_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 97 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 98 'specregionend' 'empty_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 99 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.61>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:28]   --->   Operation 100 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:20]   --->   Operation 101 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [pooling.cpp:20]   --->   Operation 102 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.00ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [pooling.cpp:20]   --->   Operation 104 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end, label %Pool_Row_Loop_begin1" [pooling.cpp:20]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.00ns)   --->   "%add_ln25_1 = add i2 %shl_ln25, %mpr_0_1" [pooling.cpp:25]   --->   Operation 106 'add' 'add_ln25_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %add_ln25_1, i1 false)" [pooling.cpp:28]   --->   Operation 107 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i3 %tmp_13 to i4" [pooling.cpp:28]   --->   Operation 108 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.18ns)   --->   "%add_ln28_1 = add i4 %zext_ln13, %zext_ln28_2" [pooling.cpp:28]   --->   Operation 109 'add' 'add_ln28_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 111 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 112 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 113 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 114 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 114 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 115 [1/1] (1.42ns)   --->   "store float %max_0_1, float* %max_pool_1_out_addr_1, align 4" [pooling.cpp:35]   --->   Operation 115 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 116 'specregionend' 'empty_9' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 117 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.42>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 119 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 120 'load' 'conv_1_out_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 121 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 121 'load' 'conv_1_out_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 122 [1/1] (1.18ns)   --->   "br label %6" [pooling.cpp:23]   --->   Operation 122 'br' <Predicate = true> <Delay = 1.18>

State 9 <SV = 6> <Delay = 17.6>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]" [pooling.cpp:28]   --->   Operation 123 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [pooling.cpp:23]   --->   Operation 124 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.61ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pooling.cpp:23]   --->   Operation 125 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 126 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.00ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pooling.cpp:23]   --->   Operation 127 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [pooling.cpp:23]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [pooling.cpp:24]   --->   Operation 129 'specloopname' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i2 %mpc_0_1 to i1" [pooling.cpp:28]   --->   Operation 130 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.61ns)   --->   "%select_ln28_3 = select i1 %trunc_ln28_3, float %conv_1_out_3_load, float %conv_1_out_2_load" [pooling.cpp:28]   --->   Operation 131 'select' 'select_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28_3 to i32" [pooling.cpp:28]   --->   Operation 132 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 133 'partselect' 'tmp_8' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 134 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pooling.cpp:28]   --->   Operation 135 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 136 'partselect' 'tmp_9' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 137 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 138 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln23_1)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_4, 0" [pooling.cpp:28]   --->   Operation 139 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln23_1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 140 'or' 'or_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln23_1)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_5, 0" [pooling.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln23_1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 144 'and' 'and_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (15.7ns)   --->   "%tmp_s = fcmp ogt float %select_ln28_3, %max_1_1" [pooling.cpp:28]   --->   Operation 145 'fcmp' 'tmp_s' <Predicate = (!icmp_ln23_1)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_s" [pooling.cpp:28]   --->   Operation 146 'and' 'and_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %select_ln28_3, float %max_1_1" [pooling.cpp:28]   --->   Operation 147 'select' 'select_ln28_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "br label %6" [pooling.cpp:23]   --->   Operation 148 'br' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_5) nounwind" [pooling.cpp:33]   --->   Operation 149 'specregionend' 'empty_11' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br label %5" [pooling.cpp:20]   --->   Operation 150 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000]
br_ln10               (br               ) [ 0111111111]
f_0                   (phi              ) [ 0011111111]
icmp_ln10             (icmp             ) [ 0011111111]
empty                 (speclooptripcount) [ 0000000000]
f                     (add              ) [ 0111111111]
br_ln10               (br               ) [ 0000000000]
specloopname_ln11     (specloopname     ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0001111111]
zext_ln13             (zext             ) [ 0001111111]
zext_ln13_1           (zext             ) [ 0001111111]
br_ln13               (br               ) [ 0011111111]
ret_ln39              (ret              ) [ 0000000000]
r_0                   (phi              ) [ 0001000000]
icmp_ln13             (icmp             ) [ 0011111111]
empty_4               (speclooptripcount) [ 0000000000]
r                     (add              ) [ 0011111111]
br_ln13               (br               ) [ 0000000000]
specloopname_ln14     (specloopname     ) [ 0000000000]
shl_ln25              (shl              ) [ 0000111111]
tmp_10                (bitconcatenate   ) [ 0000000000]
tmp_11                (bitconcatenate   ) [ 0000000000]
zext_ln35             (zext             ) [ 0000000000]
max_pool_1_out_addr   (getelementptr    ) [ 0000111000]
or_ln35               (or               ) [ 0000000000]
tmp_14_cast           (bitconcatenate   ) [ 0000000000]
add_ln35              (add              ) [ 0000000000]
zext_ln35_1           (zext             ) [ 0000000000]
max_pool_1_out_addr_1 (getelementptr    ) [ 0000111111]
tmp_2                 (specregionbegin  ) [ 0000111000]
br_ln20               (br               ) [ 0011111111]
empty_13              (specregionend    ) [ 0000000000]
br_ln10               (br               ) [ 0111111111]
max_0_0               (phi              ) [ 0000111000]
mpr_0_0               (phi              ) [ 0000100000]
icmp_ln20             (icmp             ) [ 0011111111]
empty_6               (speclooptripcount) [ 0000000000]
add_ln20              (add              ) [ 0011111111]
br_ln20               (br               ) [ 0000000000]
add_ln25              (add              ) [ 0000000000]
tmp_12                (bitconcatenate   ) [ 0000000000]
zext_ln28             (zext             ) [ 0000000000]
add_ln28              (add              ) [ 0000000000]
zext_ln28_1           (zext             ) [ 0000000000]
conv_1_out_0_addr     (getelementptr    ) [ 0000010000]
conv_1_out_1_addr     (getelementptr    ) [ 0000010000]
store_ln35            (store            ) [ 0000000000]
empty_5               (specregionend    ) [ 0000000000]
tmp_3                 (specregionbegin  ) [ 0000000111]
br_ln20               (br               ) [ 0011111111]
specloopname_ln21     (specloopname     ) [ 0000000000]
tmp_4                 (specregionbegin  ) [ 0000001000]
conv_1_out_0_load     (load             ) [ 0000001000]
conv_1_out_1_load     (load             ) [ 0000001000]
br_ln23               (br               ) [ 0011111111]
max_1_0               (phi              ) [ 0011101111]
mpc_0_0               (phi              ) [ 0000001000]
icmp_ln23             (icmp             ) [ 0011111111]
empty_8               (speclooptripcount) [ 0000000000]
add_ln23              (add              ) [ 0011111111]
br_ln23               (br               ) [ 0000000000]
specloopname_ln24     (specloopname     ) [ 0000000000]
trunc_ln28            (trunc            ) [ 0000000000]
select_ln28_2         (select           ) [ 0000000000]
bitcast_ln28          (bitcast          ) [ 0000000000]
tmp_1                 (partselect       ) [ 0000000000]
trunc_ln28_1          (trunc            ) [ 0000000000]
bitcast_ln28_1        (bitcast          ) [ 0000000000]
tmp_6                 (partselect       ) [ 0000000000]
trunc_ln28_2          (trunc            ) [ 0000000000]
icmp_ln28             (icmp             ) [ 0000000000]
icmp_ln28_1           (icmp             ) [ 0000000000]
or_ln28               (or               ) [ 0000000000]
icmp_ln28_2           (icmp             ) [ 0000000000]
icmp_ln28_3           (icmp             ) [ 0000000000]
or_ln28_1             (or               ) [ 0000000000]
and_ln28              (and              ) [ 0000000000]
tmp_7                 (fcmp             ) [ 0000000000]
and_ln28_1            (and              ) [ 0000000000]
select_ln28           (select           ) [ 0011111111]
br_ln23               (br               ) [ 0011111111]
empty_7               (specregionend    ) [ 0000000000]
br_ln20               (br               ) [ 0011111111]
max_0_1               (phi              ) [ 0000000111]
mpr_0_1               (phi              ) [ 0000000100]
icmp_ln20_1           (icmp             ) [ 0011111111]
empty_10              (speclooptripcount) [ 0000000000]
add_ln20_1            (add              ) [ 0011111111]
br_ln20               (br               ) [ 0000000000]
add_ln25_1            (add              ) [ 0000000000]
tmp_13                (bitconcatenate   ) [ 0000000000]
zext_ln28_2           (zext             ) [ 0000000000]
add_ln28_1            (add              ) [ 0000000000]
zext_ln28_3           (zext             ) [ 0000000000]
conv_1_out_2_addr     (getelementptr    ) [ 0000000010]
conv_1_out_3_addr     (getelementptr    ) [ 0000000010]
store_ln35            (store            ) [ 0000000000]
empty_9               (specregionend    ) [ 0000000000]
br_ln13               (br               ) [ 0011111111]
specloopname_ln21     (specloopname     ) [ 0000000000]
tmp_5                 (specregionbegin  ) [ 0000000001]
conv_1_out_2_load     (load             ) [ 0000000001]
conv_1_out_3_load     (load             ) [ 0000000001]
br_ln23               (br               ) [ 0011111111]
max_1_1               (phi              ) [ 0011111101]
mpc_0_1               (phi              ) [ 0000000001]
icmp_ln23_1           (icmp             ) [ 0011111111]
empty_12              (speclooptripcount) [ 0000000000]
add_ln23_1            (add              ) [ 0011111111]
br_ln23               (br               ) [ 0000000000]
specloopname_ln24     (specloopname     ) [ 0000000000]
trunc_ln28_3          (trunc            ) [ 0000000000]
select_ln28_3         (select           ) [ 0000000000]
bitcast_ln28_2        (bitcast          ) [ 0000000000]
tmp_8                 (partselect       ) [ 0000000000]
trunc_ln28_4          (trunc            ) [ 0000000000]
bitcast_ln28_3        (bitcast          ) [ 0000000000]
tmp_9                 (partselect       ) [ 0000000000]
trunc_ln28_5          (trunc            ) [ 0000000000]
icmp_ln28_4           (icmp             ) [ 0000000000]
icmp_ln28_5           (icmp             ) [ 0000000000]
or_ln28_2             (or               ) [ 0000000000]
icmp_ln28_6           (icmp             ) [ 0000000000]
icmp_ln28_7           (icmp             ) [ 0000000000]
or_ln28_3             (or               ) [ 0000000000]
and_ln28_2            (and              ) [ 0000000000]
tmp_s                 (fcmp             ) [ 0000000000]
and_ln28_3            (and              ) [ 0000000000]
select_ln28_1         (select           ) [ 0011111111]
br_ln23               (br               ) [ 0011111111]
empty_11              (specregionend    ) [ 0000000000]
br_ln20               (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="max_pool_1_out_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="max_pool_1_out_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv_1_out_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv_1_out_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 store_ln35/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_1_out_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv_1_out_3_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/7 "/>
</bind>
</comp>

<comp id="137" class="1005" name="f_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="f_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="r_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="r_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="max_0_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_0_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_0/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="mpr_0_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="mpr_0_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_0/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="max_1_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_1_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="mpc_0_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="mpc_0_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/6 "/>
</bind>
</comp>

<comp id="207" class="1005" name="max_0_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="max_0_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_1/7 "/>
</bind>
</comp>

<comp id="220" class="1005" name="mpr_0_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="mpr_0_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_1/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="max_1_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="max_1_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/9 "/>
</bind>
</comp>

<comp id="243" class="1005" name="mpc_0_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="mpc_0_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/6 tmp_s/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="f_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln13_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln13_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln25_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_10_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_11_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="0" index="2" bw="2" slack="1"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln35_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln35_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_14_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln35_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="1"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln35_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln20_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln20_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln25_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="0" index="1" bw="2" slack="0"/>
<pin id="358" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln28_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln28_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="2"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln28_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln23_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln28_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln28_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="0" index="2" bw="32" slack="1"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln28_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln28_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="bitcast_ln28_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln28_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln28_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln28_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="0" index="1" bw="23" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln28_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln28_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln28_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="23" slack="0"/>
<pin id="468" dir="0" index="1" bw="23" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln28_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln28_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln28_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln28_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln20_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln20_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln25_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="2"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_13_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln28_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln28_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="3"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln28_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln23_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln23_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln28_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln28_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="0" index="2" bw="32" slack="1"/>
<pin id="558" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="bitcast_ln28_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln28_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="bitcast_ln28_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_9_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="0" index="3" bw="6" slack="0"/>
<pin id="588" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln28_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln28_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln28_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="23" slack="0"/>
<pin id="605" dir="0" index="1" bw="23" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln28_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln28_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln28_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="23" slack="0"/>
<pin id="623" dir="0" index="1" bw="23" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln28_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln28_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln28_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln28_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/9 "/>
</bind>
</comp>

<comp id="656" class="1005" name="f_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln13_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="2"/>
<pin id="663" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln13_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="r_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="680" class="1005" name="shl_ln25_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="1"/>
<pin id="682" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="686" class="1005" name="max_pool_1_out_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="max_pool_1_out_addr_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="2"/>
<pin id="693" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln20_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="704" class="1005" name="conv_1_out_0_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="1"/>
<pin id="706" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="conv_1_out_1_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="1"/>
<pin id="711" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="conv_1_out_0_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="conv_1_out_1_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln23_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="732" class="1005" name="select_ln28_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="740" class="1005" name="add_ln20_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="0"/>
<pin id="742" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="conv_1_out_2_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="1"/>
<pin id="747" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="conv_1_out_3_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="1"/>
<pin id="752" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="conv_1_out_2_load_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_load "/>
</bind>
</comp>

<comp id="760" class="1005" name="conv_1_out_3_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_load "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln23_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln28_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="111" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="172"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="194"><net_src comp="160" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="219"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="241"><net_src comp="207" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="188" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="259"><net_src comp="235" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="141" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="141" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="141" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="141" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="153" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="153" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="153" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="153" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="153" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="137" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="323"><net_src comp="298" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="319" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="347"><net_src comp="177" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="177" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="177" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="387"><net_src comp="200" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="200" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="200" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="399" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="188" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="410" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="420" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="442" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="428" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="438" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="454" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="254" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="399" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="188" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="224" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="18" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="224" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="224" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="542"><net_src comp="247" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="18" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="247" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="24" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="247" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="554" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="564"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="56" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="561" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="235" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="579" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="565" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="62" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="575" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="597" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="583" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="593" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="615" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="609" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="254" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="554" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="235" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="659"><net_src comp="266" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="664"><net_src comp="272" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="670"><net_src comp="276" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="678"><net_src comp="286" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="683"><net_src comp="292" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="689"><net_src comp="66" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="694"><net_src comp="73" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="702"><net_src comp="349" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="707"><net_src comp="80" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="712"><net_src comp="87" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="717"><net_src comp="94" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="722"><net_src comp="100" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="730"><net_src comp="389" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="735"><net_src comp="490" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="743"><net_src comp="504" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="748"><net_src comp="111" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="753"><net_src comp="118" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="758"><net_src comp="125" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="763"><net_src comp="131" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="771"><net_src comp="544" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="776"><net_src comp="645" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="235" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {4 5 }
	Port: max_pool_1 : conv_1_out_1 | {4 5 }
	Port: max_pool_1 : conv_1_out_2 | {7 8 }
	Port: max_pool_1 : conv_1_out_3 | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln25 : 1
		tmp_10 : 1
		tmp_11 : 1
		zext_ln35 : 2
		max_pool_1_out_addr : 3
		or_ln35 : 2
		tmp_14_cast : 2
		add_ln35 : 3
		zext_ln35_1 : 4
		max_pool_1_out_addr_1 : 5
	State 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		add_ln25 : 1
		tmp_12 : 2
		zext_ln28 : 3
		add_ln28 : 4
		zext_ln28_1 : 5
		conv_1_out_0_addr : 6
		conv_1_out_1_addr : 6
		conv_1_out_0_load : 7
		conv_1_out_1_load : 7
		store_ln35 : 1
	State 5
	State 6
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln28 : 1
		select_ln28_2 : 2
		bitcast_ln28 : 3
		tmp_1 : 4
		trunc_ln28_1 : 4
		bitcast_ln28_1 : 1
		tmp_6 : 2
		trunc_ln28_2 : 2
		icmp_ln28 : 5
		icmp_ln28_1 : 5
		or_ln28 : 6
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		and_ln28 : 6
		tmp_7 : 3
		and_ln28_1 : 6
		select_ln28 : 6
	State 7
		icmp_ln20_1 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		add_ln25_1 : 1
		tmp_13 : 2
		zext_ln28_2 : 3
		add_ln28_1 : 4
		zext_ln28_3 : 5
		conv_1_out_2_addr : 6
		conv_1_out_3_addr : 6
		conv_1_out_2_load : 7
		conv_1_out_3_load : 7
		store_ln35 : 1
	State 8
	State 9
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		trunc_ln28_3 : 1
		select_ln28_3 : 2
		bitcast_ln28_2 : 3
		tmp_8 : 4
		trunc_ln28_4 : 4
		bitcast_ln28_3 : 1
		tmp_9 : 2
		trunc_ln28_5 : 2
		icmp_ln28_4 : 5
		icmp_ln28_5 : 5
		or_ln28_2 : 6
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		and_ln28_2 : 6
		tmp_s : 3
		and_ln28_3 : 6
		select_ln28_1 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_260   |    0    |    0    |    8    |
|          |   icmp_ln13_fu_280   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_343   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_383   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_442   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_448  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_2_fu_460  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_466  |    0    |    0    |    18   |
|          |  icmp_ln20_1_fu_498  |    0    |    0    |    8    |
|          |  icmp_ln23_1_fu_538  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_597  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_603  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_615  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_621  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_2_fu_399 |    0    |    0    |    32   |
|  select  |  select_ln28_fu_490  |    0    |    0    |    32   |
|          | select_ln28_3_fu_554 |    0    |    0    |    32   |
|          | select_ln28_1_fu_645 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_266       |    0    |    0    |    10   |
|          |       r_fu_286       |    0    |    0    |    10   |
|          |    add_ln35_fu_333   |    0    |    0    |    15   |
|          |    add_ln20_fu_349   |    0    |    0    |    10   |
|          |    add_ln25_fu_355   |    0    |    0    |    10   |
|    add   |    add_ln28_fu_372   |    0    |    0    |    12   |
|          |    add_ln23_fu_389   |    0    |    0    |    10   |
|          |   add_ln20_1_fu_504  |    0    |    0    |    10   |
|          |   add_ln25_1_fu_510  |    0    |    0    |    10   |
|          |   add_ln28_1_fu_527  |    0    |    0    |    12   |
|          |   add_ln23_1_fu_544  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_254      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_319    |    0    |    0    |    0    |
|          |    or_ln28_fu_454    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_472   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_609   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_627   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_478   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_484  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_633  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_639  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_272   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_276  |    0    |    0    |    0    |
|          |   zext_ln35_fu_314   |    0    |    0    |    0    |
|   zext   |  zext_ln35_1_fu_338  |    0    |    0    |    0    |
|          |   zext_ln28_fu_368   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_377  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_523  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_532  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln25_fu_292   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_10_fu_298    |    0    |    0    |    0    |
|          |     tmp_11_fu_306    |    0    |    0    |    0    |
|bitconcatenate|  tmp_14_cast_fu_325  |    0    |    0    |    0    |
|          |     tmp_12_fu_360    |    0    |    0    |    0    |
|          |     tmp_13_fu_515    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_395  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_420 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_2_fu_438 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_550 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_575 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_593 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_410     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_428     |    0    |    0    |    0    |
|          |     tmp_8_fu_565     |    0    |    0    |    0    |
|          |     tmp_9_fu_583     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   493   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln20_1_reg_740     |    2   |
|       add_ln20_reg_699      |    2   |
|      add_ln23_1_reg_768     |    2   |
|       add_ln23_reg_727      |    2   |
|  conv_1_out_0_addr_reg_704  |    3   |
|  conv_1_out_0_load_reg_714  |   32   |
|  conv_1_out_1_addr_reg_709  |    3   |
|  conv_1_out_1_load_reg_719  |   32   |
|  conv_1_out_2_addr_reg_745  |    3   |
|  conv_1_out_2_load_reg_755  |   32   |
|  conv_1_out_3_addr_reg_750  |    3   |
|  conv_1_out_3_load_reg_760  |   32   |
|         f_0_reg_137         |    2   |
|          f_reg_656          |    2   |
|       max_0_0_reg_160       |   32   |
|       max_0_1_reg_207       |   32   |
|       max_1_0_reg_184       |   32   |
|       max_1_1_reg_231       |   32   |
|max_pool_1_out_addr_1_reg_691|    3   |
| max_pool_1_out_addr_reg_686 |    3   |
|       mpc_0_0_reg_196       |    2   |
|       mpc_0_1_reg_243       |    2   |
|       mpr_0_0_reg_173       |    2   |
|       mpr_0_1_reg_220       |    2   |
|         r_0_reg_149         |    2   |
|          r_reg_675          |    2   |
|    select_ln28_1_reg_773    |   32   |
|     select_ln28_reg_732     |   32   |
|       shl_ln25_reg_680      |    2   |
|     zext_ln13_1_reg_667     |    5   |
|      zext_ln13_reg_661      |    4   |
+-----------------------------+--------+
|            Total            |   373  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_106 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_125 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   3  |    6   ||    9    |
|    f_0_reg_137    |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_0_reg_160  |  p0  |   2  |  32  |   64   ||    9    |
|  max_0_1_reg_207  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_254    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_254    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   354  ||  13.013 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   99   |
|  Register |    -   |    -   |   373  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   373  |   592  |
+-----------+--------+--------+--------+--------+
