#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Apr 23 10:48:10 2017
# Process ID: 10420
# Current directory: C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14868 C:\Users\mdutk\Desktop\cyfra\PROJEKT TETRIS\project_2\project_2.xpr
# Log file: C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/vivado.log
# Journal file: C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 737.707 ; gain = 96.141
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:02:39 . Memory (MB): peak = 764.336 ; gain = 557.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:46]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:42]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Tab_save' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:57]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:58]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:55]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:56]
ERROR: [Synth 8-685] variable 'h_sync' should not be used in output port connection [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:02:40 . Memory (MB): peak = 801.816 ; gain = 594.535
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:11 ; elapsed = 00:26:03 . Memory (MB): peak = 838.871 ; gain = 631.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:43]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:47]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:43]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Tab_save' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:59]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
WARNING: [Synth 8-350] instance 'my_CORE' of module 'CORE' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:59]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 10 connections, but only 9 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design CORE has unconnected port clk_1Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:26:04 . Memory (MB): peak = 838.871 ; gain = 631.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:12 ; elapsed = 00:26:05 . Memory (MB): peak = 838.871 ; gain = 631.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:26 ; elapsed = 00:26:23 . Memory (MB): peak = 1114.035 ; gain = 906.754
20 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1114.035 ; gain = 275.164
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:04 ; elapsed = 00:28:53 . Memory (MB): peak = 1148.836 ; gain = 941.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:43]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:43]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Tab_save' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:59]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
WARNING: [Synth 8-350] instance 'my_CORE' of module 'CORE' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:59]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 10 connections, but only 9 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design CORE has unconnected port clk_1Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:05 ; elapsed = 00:28:54 . Memory (MB): peak = 1148.836 ; gain = 941.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:05 ; elapsed = 00:28:54 . Memory (MB): peak = 1148.836 ; gain = 941.555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1152.926 ; gain = 4.090
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:29:40 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:43]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:43]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Tab_save' does not match port width (1) of module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:58]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
WARNING: [Synth 8-350] instance 'my_CORE' of module 'CORE' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:59]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 10 connections, but only 9 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design CORE has unconnected port clk_1Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:29:41 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:27 ; elapsed = 00:29:41 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.926 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:50 ; elapsed = 00:31:23 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:43]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:43]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
WARNING: [Synth 8-350] instance 'my_CORE' of module 'CORE' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Old_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'New_brick_tab' does not match port width (1) of module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:59]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 10 connections, but only 9 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design CORE has unconnected port clk_1Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:51 ; elapsed = 00:31:24 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:51 ; elapsed = 00:31:24 . Memory (MB): peak = 1152.926 ; gain = 945.645
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.258 ; gain = 15.332
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:10 ; elapsed = 00:32:31 . Memory (MB): peak = 1168.258 ; gain = 960.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (1#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/PS2.v:23]
WARNING: [Synth 8-350] instance 'my_PS2' of module 'PS2' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:43]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (2#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (3#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-350] instance 'my_New_Brick' of module 'New_Brick' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:43]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (4#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (5#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:62]
INFO: [Synth 8-256] done synthesizing module 'CORE' (6#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/CORE.v:23]
WARNING: [Synth 8-350] instance 'my_CORE' of module 'CORE' requires 5 connections, but only 4 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 10 connections, but only 9 given [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:69]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/mdutk/Desktop/cyfra/PROJEKT TETRIS/project_2/project_2.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design CORE has unconnected port clk_1Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:11 ; elapsed = 00:32:32 . Memory (MB): peak = 1168.258 ; gain = 960.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:11 ; elapsed = 00:32:32 . Memory (MB): peak = 1168.258 ; gain = 960.977
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.258 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 11:38:24 2017...
