Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 12:30:09 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file servo_test_timing_summary_routed.rpt -pb servo_test_timing_summary_routed.pb -rpx servo_test_timing_summary_routed.rpx -warn_on_violation
| Design       : servo_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.516        0.000                      0                   21        0.306        0.000                      0                   21        9.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.516        0.000                      0                   21        0.306        0.000                      0                   21        9.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/signal_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.092ns (49.009%)  route 1.136ns (50.991%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  servo_test/pulseCounter_reg[9]/Q
                         net (fo=23, routed)          1.136     6.920    servo_test/pulseCounter_reg[9]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  servo_test/lessThan_carry_i_6/O
                         net (fo=1, routed)           0.000     7.044    servo_test/lessThan_carry_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.442 r  servo_test/lessThan_carry/CO[3]
                         net (fo=1, routed)           0.000     7.442    servo_test/lessThan_carry_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  servo_test/lessThan_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.556    servo_test/lessThan
    SLICE_X0Y94          FDRE                                         r  servo_test/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    15.028    servo_test/CLK100MHZ
    SLICE_X0Y94          FDRE                                         r  servo_test/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)       -0.195    15.072    servo_test/signal_reg
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             15.521ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.906ns (42.541%)  route 2.574ns (57.459%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  servo_test/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    servo_test/pulseCounter_reg[12]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.808 r  servo_test/pulseCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.808    servo_test/pulseCounter_reg[16]_i_1_n_6
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[17]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                 15.521    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.885ns (42.271%)  route 2.574ns (57.729%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  servo_test/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    servo_test/pulseCounter_reg[12]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.787 r  servo_test/pulseCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.787    servo_test/pulseCounter_reg[16]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[19]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.616ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.811ns (41.296%)  route 2.574ns (58.703%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  servo_test/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    servo_test/pulseCounter_reg[12]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.713 r  servo_test/pulseCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.713    servo_test/pulseCounter_reg[16]_i_1_n_5
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[18]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 15.616    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.795ns (41.082%)  route 2.574ns (58.918%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  servo_test/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    servo_test/pulseCounter_reg[12]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.697 r  servo_test/pulseCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.697    servo_test/pulseCounter_reg[16]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[16]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.792ns (41.041%)  route 2.574ns (58.959%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.694 r  servo_test/pulseCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.694    servo_test/pulseCounter_reg[12]_i_1_n_6
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[13]/C
                         clock pessimism              0.300    25.328    
                         clock uncertainty           -0.035    25.292    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    25.354    servo_test/pulseCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.681ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.771ns (40.756%)  route 2.574ns (59.244%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.673 r  servo_test/pulseCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.673    servo_test/pulseCounter_reg[12]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
                         clock pessimism              0.300    25.328    
                         clock uncertainty           -0.035    25.292    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    25.354    servo_test/pulseCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 15.681    

Slack (MET) :             15.749ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.678ns (39.460%)  route 2.574ns (60.540%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.580 r  servo_test/pulseCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.580    servo_test/pulseCounter_reg[8]_i_1_n_6
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                 15.749    

Slack (MET) :             15.755ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.697ns (39.730%)  route 2.574ns (60.270%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  servo_test/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    servo_test/pulseCounter_reg[8]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.599 r  servo_test/pulseCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.599    servo_test/pulseCounter_reg[12]_i_1_n_5
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[14]/C
                         clock pessimism              0.300    25.328    
                         clock uncertainty           -0.035    25.292    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    25.354    servo_test/pulseCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 15.755    

Slack (MET) :             15.770ns  (required time - arrival time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.657ns (39.160%)  route 2.574ns (60.840%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.725     5.328    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           1.009     6.793    servo_test/pulseCounter_reg[15]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.917 f  servo_test/pulseCounter[0]_i_7/O
                         net (fo=21, routed)          1.376     8.293    servo_test/pulseCounter[0]_i_7_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  servo_test/pulseCounter[0]_i_2/O
                         net (fo=1, routed)           0.189     8.606    servo_test/pulseCounter[0]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.132 r  servo_test/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    servo_test/pulseCounter_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  servo_test/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    servo_test/pulseCounter_reg[4]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.559 r  servo_test/pulseCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.559    servo_test/pulseCounter_reg[8]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.605    25.028    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[11]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    25.329    servo_test/pulseCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 15.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.251ns (58.965%)  route 0.175ns (41.035%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  servo_test/pulseCounter_reg[9]/Q
                         net (fo=23, routed)          0.175     1.839    servo_test/pulseCounter_reg[9]
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  servo_test/pulseCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     1.884    servo_test/pulseCounter[4]_i_4_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  servo_test/pulseCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    servo_test/pulseCounter_reg[4]_i_1_n_6
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.876     2.041    servo_test/CLK100MHZ
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[5]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.643    servo_test/pulseCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.037%)  route 0.180ns (41.963%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  servo_test/pulseCounter_reg[9]/Q
                         net (fo=23, routed)          0.180     1.844    servo_test/pulseCounter_reg[9]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  servo_test/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    servo_test/pulseCounter[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.952 r  servo_test/pulseCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    servo_test/pulseCounter_reg[0]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  servo_test/pulseCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.876     2.041    servo_test/CLK100MHZ
    SLICE_X1Y91          FDRE                                         r  servo_test/pulseCounter_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.643    servo_test/pulseCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.258%)  route 0.181ns (41.742%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  servo_test/pulseCounter_reg[9]/Q
                         net (fo=23, routed)          0.181     1.845    servo_test/pulseCounter_reg[9]
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  servo_test/pulseCounter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.890    servo_test/pulseCounter[4]_i_3_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.956 r  servo_test/pulseCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    servo_test/pulseCounter_reg[4]_i_1_n_5
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.876     2.041    servo_test/CLK100MHZ
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[6]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.643    servo_test/pulseCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  servo_test/pulseCounter_reg[11]/Q
                         net (fo=4, routed)           0.181     1.846    servo_test/pulseCounter_reg[11]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  servo_test/pulseCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.891    servo_test/pulseCounter[8]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.954 r  servo_test/pulseCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    servo_test/pulseCounter_reg[8]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    servo_test/CLK100MHZ
    SLICE_X1Y93          FDRE                                         r  servo_test/pulseCounter_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    servo_test/pulseCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  servo_test/pulseCounter_reg[15]/Q
                         net (fo=5, routed)           0.181     1.846    servo_test/pulseCounter_reg[15]
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  servo_test/pulseCounter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.891    servo_test/pulseCounter[12]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.954 r  servo_test/pulseCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    servo_test/pulseCounter_reg[12]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    servo_test/pulseCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.603     1.522    servo_test/CLK100MHZ
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  servo_test/pulseCounter_reg[7]/Q
                         net (fo=5, routed)           0.182     1.846    servo_test/pulseCounter_reg[7]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  servo_test/pulseCounter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.891    servo_test/pulseCounter[4]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.954 r  servo_test/pulseCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    servo_test/pulseCounter_reg[4]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.876     2.041    servo_test/CLK100MHZ
    SLICE_X1Y92          FDRE                                         r  servo_test/pulseCounter_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    servo_test/pulseCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  servo_test/pulseCounter_reg[19]/Q
                         net (fo=3, routed)           0.182     1.847    servo_test/pulseCounter_reg[19]
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  servo_test/pulseCounter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.892    servo_test/pulseCounter[16]_i_2_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.955 r  servo_test/pulseCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    servo_test/pulseCounter_reg[16]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    servo_test/pulseCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.603     1.522    servo_test/CLK100MHZ
    SLICE_X1Y91          FDRE                                         r  servo_test/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  servo_test/pulseCounter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.842    servo_test/pulseCounter_reg[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  servo_test/pulseCounter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.887    servo_test/pulseCounter[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  servo_test/pulseCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    servo_test/pulseCounter_reg[0]_i_1_n_7
    SLICE_X1Y91          FDRE                                         r  servo_test/pulseCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.876     2.041    servo_test/CLK100MHZ
    SLICE_X1Y91          FDRE                                         r  servo_test/pulseCounter_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    servo_test/pulseCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  servo_test/pulseCounter_reg[12]/Q
                         net (fo=3, routed)           0.179     1.844    servo_test/pulseCounter_reg[12]
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  servo_test/pulseCounter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.889    servo_test/pulseCounter[12]_i_5_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.959 r  servo_test/pulseCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    servo_test/pulseCounter_reg[12]_i_1_n_7
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    servo_test/CLK100MHZ
    SLICE_X1Y94          FDRE                                         r  servo_test/pulseCounter_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    servo_test/pulseCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 servo_test/pulseCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            servo_test/pulseCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.604     1.523    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  servo_test/pulseCounter_reg[16]/Q
                         net (fo=4, routed)           0.180     1.845    servo_test/pulseCounter_reg[16]
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.890 r  servo_test/pulseCounter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.890    servo_test/pulseCounter[16]_i_5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.960 r  servo_test/pulseCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    servo_test/pulseCounter_reg[16]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    servo_test/CLK100MHZ
    SLICE_X1Y95          FDRE                                         r  servo_test/pulseCounter_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    servo_test/pulseCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y91     servo_test/pulseCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y93     servo_test/pulseCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y93     servo_test/pulseCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y94     servo_test/pulseCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y94     servo_test/pulseCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y94     servo_test/pulseCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y94     servo_test/pulseCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y95     servo_test/pulseCounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y95     servo_test/pulseCounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91     servo_test/pulseCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91     servo_test/pulseCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91     servo_test/pulseCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91     servo_test/pulseCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y93     servo_test/pulseCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94     servo_test/pulseCounter_reg[13]/C



