--
-- VHDL Architecture ece411.OWordMux8.untitled
--
-- Created:
--          by - ece411.ece411 (localhost)
--          at - 04:17:00 09/28/12
--
-- using Mentor Graphics HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY OWordMux8 IS
   PORT( 
      I0  : IN     LC3b_Oword;
      I1  : IN     LC3b_Oword;
      I2  : IN     LC3b_Oword;
      I3  : IN     LC3b_Oword;
      I4  : IN     LC3b_Oword;
      I5  : IN     LC3b_Oword;
      I6  : IN     LC3b_Oword;
      I7  : IN     LC3b_Oword;
      Sel : IN     LC3b_4mux_sel;
      O   : OUT    LC3b_Oword
   );

-- Declarations

END OWordMux8 ;

--
ARCHITECTURE untitled OF OWordMux8 IS
BEGIN
  Process (I0, I1, I2, I3, I4, I5, I6, I7, Sel)
    variable state : LC3b_Oword;
  BEGIN
    case Sel is
      when "000" =>
        state := I0;
      when "001" =>
        state := I1;
      when "010" =>
        state := I2;
      when "011" =>
        state := I3;
      when "100" =>
        state := I4;
      when "101" =>
        state := I5;
      when "110" =>
        state := I6;
      when "111" =>
        state := I7;
      when others =>
        state := (OTHERS => 'X');
    end case;
    O <= state after delay_MUX8;
  END PROCESS;
END ARCHITECTURE untitled;

