--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-13.10" *)
+(* top =  1  *)
 module forloops(clk, a, b, p, q, x, y);
 (* src = "dut.sv:1.24-1.27" *)
 input clk;
@@ -26,48 +26,52 @@
 (* src = "dut.sv:2.10-2.11" *)
 wire [31:0] k;
 \$_NOT_  _0_ (
-.A(b),
-.Y(q[2])
-);
-\$_NOT_  _1_ (
 .A(a),
 .Y(q[3])
 );
-\$_NOR_  _2_ (
-.A(a),
-.B(b),
-.Y(y[2])
+\$_NOT_  _1_ (
+.A(b),
+.Y(q[2])
 );
-\$_XOR_  _3_ (
-.A(a),
-.B(b),
+\$_XOR_  _2_ (
+.A(b),
+.B(a),
 .Y(y[1])
 );
+\$_NOR_  _3_ (
+.A(b),
+.B(a),
+.Y(y[2])
+);
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:3.2-7.5" *)
 \$_DFF_P_  \p_reg[0]  /* _4_ */ (
 .C(clk),
 .D(b),
 .Q(p[0])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:3.2-7.5" *)
 \$_DFF_P_  \p_reg[1]  /* _5_ */ (
 .C(clk),
 .D(a),
 .Q(p[1])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:3.2-7.5" *)
 \$_DFF_P_  \p_reg[2]  /* _6_ */ (
 .C(clk),
 .D(q[2]),
 .Q(p[2])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:3.2-7.5" *)
 \$_DFF_P_  \x_reg[1]  /* _7_ */ (
 .C(clk),
 .D(q[3]),
 .Q(x[1])
 );
-assign k = 32'd4;
+assign k = 32'd2;
 assign { y[3], y[0] } = { 1'h0, b };
 assign { x[3:2], x[0] } = { 1'h0, p[1:0] };
 assign q[1:0] = { a, b };
