#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 16 16:59:07 2020
# Process ID: 27072
# Current directory: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22776 D:\OneDrive\Documentos\Universidad\LCSE\entregas\RS232\RS232.xpr
# Log file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/vivado.log
# Journal file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.953 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RS232top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RS232top_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj RS232top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'lcse_p1' is not compiled in library 'xil_defaultlib' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd:26]
INFO: [VRFC 10-3107] analyzing entity 'RS232_RX'
ERROR: [VRFC 10-3782] unit 'rs232_rx' ignored due to previous errors [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd:36]
INFO: [VRFC 10-3070] VHDL file 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.953 ; gain = 0.000
add_files -norecurse D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/LCSE_P1.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RS232top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RS232top_TB_vlog.prj"
"xvhdl --incr --relax -prj RS232top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/LCSE_P1.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
"xelab -wto 05a4345b51ce46728985b3b0dfd04bbe --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RS232top_TB_behav xil_defaultlib.RS232top_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 05a4345b51ce46728985b3b0dfd04bbe --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RS232top_TB_behav xil_defaultlib.RS232top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_p1
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.5,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_Gen_clk_wiz
Compiling module xil_defaultlib.Clk_Gen
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture testbench of entity xil_defaultlib.rs232top_tb
Built simulation snapshot RS232top_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim/xsim.dir/RS232top_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim/xsim.dir/RS232top_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 16 17:05:29 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 16 17:05:29 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1027.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RS232top_TB_behav -key {Behavioral:sim_1:Functional:RS232top_TB} -tclbatch {RS232top_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RS232top_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RS232top_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.953 ; gain = 0.000
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
