#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun  2 03:52:28 2023
# Process ID: 11892
# Current directory: C:/Users/bsksh/Documents/Xilinx/gna/gna.runs/synth_1
# Command line: vivado.exe -log mkGNA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mkGNA.tcl
# Log file: C:/Users/bsksh/Documents/Xilinx/gna/gna.runs/synth_1/mkGNA.vds
# Journal file: C:/Users/bsksh/Documents/Xilinx/gna/gna.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mkGNA.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.160 ; gain = 0.109
Command: synth_design -top mkGNA -part xa7a100tfgg484-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Device 21-403] Loading part xa7a100tfgg484-1I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mkGNA' [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/mkGNA.v:57]
INFO: [Synth 8-6157] synthesizing module 'RegFileLoad' [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:14]
	Parameter file bound to: image.txt - type: string 
	Parameter addr_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter lo bound to: 0 - type: integer 
	Parameter hi bound to: 15 - type: integer 
	Parameter binary bound to: 1'b0 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'image.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:57]
INFO: [Synth 8-6155] done synthesizing module 'RegFileLoad' (1#1) [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:14]
INFO: [Synth 8-6157] synthesizing module 'RegFileLoad__parameterized0' [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:14]
	Parameter file bound to: weight.txt - type: string 
	Parameter addr_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter lo bound to: 0 - type: integer 
	Parameter hi bound to: 35 - type: integer 
	Parameter binary bound to: 1'b0 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'weight.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:57]
INFO: [Synth 8-6155] done synthesizing module 'RegFileLoad__parameterized0' (1#1) [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/RegFileLoad.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mkGNA' (2#1) [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/sources_1/new/mkGNA.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.336 ; gain = 112.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1113.336 ; gain = 112.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1113.336 ; gain = 112.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1113.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/bsksh/Documents/Xilinx/gna/gna.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1117.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.355 ; gain = 116.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tfgg484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.355 ; gain = 116.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.355 ; gain = 116.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.355 ; gain = 116.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 21    
	   3 Input   32 Bit       Adders := 8     
	   4 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 73    
	                4 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 162   
	  17 Input   32 Bit        Muxes := 3     
	  17 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP kh_MUL_kl_2___d165, operation Mode is: A2*B.
DSP Report: register kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: Generating DSP kh_MUL_kl_2___d165, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: Generating DSP kh_MUL_kl_2___d165, operation Mode is: A2*B2.
DSP Report: register kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: register kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: Generating DSP kh_MUL_kl_2___d165, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: operator kh_MUL_kl_2___d165 is absorbed into DSP kh_MUL_kl_2___d165.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167, operation Mode is: A2*B.
DSP Report: register kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167, operation Mode is: A*B2.
DSP Report: register kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4___d167.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170, operation Mode is: A2*B.
DSP Report: register kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170, operation Mode is: A*B2.
DSP Report: register kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: Generating DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: operator kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170 is absorbed into DSP kh_MUL_kl_2_65_BITS_31_TO_0_66_MUL_nc_4_67_BIT_ETC___d170.
DSP Report: Generating DSP ih_MUL_il___d22, operation Mode is: A2*B.
DSP Report: register ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: Generating DSP ih_MUL_il___d22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: Generating DSP ih_MUL_il___d22, operation Mode is: A2*B2.
DSP Report: register ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: register ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: Generating DSP ih_MUL_il___d22, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: operator ih_MUL_il___d22 is absorbed into DSP ih_MUL_il___d22.
DSP Report: Generating DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25, operation Mode is: A2*B.
DSP Report: register ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: Generating DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: Generating DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25, operation Mode is: A*B2.
DSP Report: register ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: Generating DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: operator ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25 is absorbed into DSP ih_MUL_il_2_BITS_31_TO_0_3_MUL_nc_4___d25.
DSP Report: Generating DSP n_76_MUL_kh___d1464, operation Mode is: A2*B2.
DSP Report: register n_reg is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: register n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: Generating DSP n_76_MUL_kh___d1464, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register n_reg is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: Generating DSP n_76_MUL_kh___d1464, operation Mode is: A2*B2.
DSP Report: register n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: register n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: Generating DSP n_76_MUL_kh___d1464, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: operator n_76_MUL_kh___d1464 is absorbed into DSP n_76_MUL_kh___d1464.
DSP Report: Generating DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466, operation Mode is: A2*B.
DSP Report: register n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: Generating DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: Generating DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466, operation Mode is: A*B2.
DSP Report: register n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: Generating DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: operator n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466 is absorbed into DSP n_76_MUL_kh_464_BITS_31_TO_0_465_MUL_kl_2___d1466.
DSP Report: Generating DSP kkh_91_MUL_kl_2___d1469, operation Mode is: A2*B2.
DSP Report: register kkh_reg is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: register kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: Generating DSP kkh_91_MUL_kl_2___d1469, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register kkh_reg is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: Generating DSP kkh_91_MUL_kl_2___d1469, operation Mode is: A2*B2.
DSP Report: register kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: register kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: Generating DSP kkh_91_MUL_kl_2___d1469, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: operator kkh_91_MUL_kl_2___d1469 is absorbed into DSP kkh_91_MUL_kl_2___d1469.
DSP Report: Generating DSP m_93_MUL_nc_4___d1458, operation Mode is: A2*B2.
DSP Report: register m_reg is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: register m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: Generating DSP m_93_MUL_nc_4___d1458, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_reg is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: Generating DSP m_93_MUL_nc_4___d1458, operation Mode is: A2*B2.
DSP Report: register m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: register m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: Generating DSP m_93_MUL_nc_4___d1458, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: operator m_93_MUL_nc_4___d1458 is absorbed into DSP m_93_MUL_nc_4___d1458.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460, operation Mode is: A2*B.
DSP Report: register m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460, operation Mode is: A*B2.
DSP Report: register m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh___d1460.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462, operation Mode is: A2*B.
DSP Report: register m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462, operation Mode is: A*B2.
DSP Report: register m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: Generating DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: operator m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462 is absorbed into DSP m_93_MUL_nc_4_458_BITS_31_TO_0_459_MUL_kh_460__ETC___d1462.
DSP Report: Generating DSP h_365_MUL_il___d1400, operation Mode is: A2*B2.
DSP Report: register h_reg is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: register h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: Generating DSP h_365_MUL_il___d1400, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register h_reg is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: Generating DSP h_365_MUL_il___d1400, operation Mode is: A2*B2.
DSP Report: register h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: register h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: Generating DSP h_365_MUL_il___d1400, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: operator h_365_MUL_il___d1400 is absorbed into DSP h_365_MUL_il___d1400.
DSP Report: Generating DSP n_76_MUL_ih___d1396, operation Mode is: A2*B2.
DSP Report: register n_reg is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: register n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: Generating DSP n_76_MUL_ih___d1396, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register n_reg is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: Generating DSP n_76_MUL_ih___d1396, operation Mode is: A2*B2.
DSP Report: register n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: register n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: Generating DSP n_76_MUL_ih___d1396, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: operator n_76_MUL_ih___d1396 is absorbed into DSP n_76_MUL_ih___d1396.
DSP Report: Generating DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398, operation Mode is: A2*B.
DSP Report: register n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: Generating DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: Generating DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398, operation Mode is: A*B2.
DSP Report: register n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: Generating DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: operator n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398 is absorbed into DSP n_76_MUL_ih_396_BITS_31_TO_0_397_MUL_il___d1398.
DSP Report: Generating DSP image_tile_3_621_MUL_weight_tile_0_523___d2622, operation Mode is: A2*B2.
DSP Report: register image_tile_3_reg is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: register image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: Generating DSP image_tile_3_621_MUL_weight_tile_0_523___d2622, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: register image_tile_3_reg is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: Generating DSP image_tile_3_621_MUL_weight_tile_0_523___d2622, operation Mode is: A2*B2.
DSP Report: register image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: register image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: Generating DSP image_tile_3_621_MUL_weight_tile_0_523___d2622, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: register image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: operator image_tile_3_621_MUL_weight_tile_0_523___d2622 is absorbed into DSP image_tile_3_621_MUL_weight_tile_0_523___d2622.
DSP Report: Generating DSP image_tile_2_271_MUL_weight_tile_0_523___d2272, operation Mode is: A2*B2.
DSP Report: register image_tile_2_reg is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: register image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: Generating DSP image_tile_2_271_MUL_weight_tile_0_523___d2272, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: register image_tile_2_reg is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: Generating DSP image_tile_2_271_MUL_weight_tile_0_523___d2272, operation Mode is: A2*B2.
DSP Report: register image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: register image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: Generating DSP image_tile_2_271_MUL_weight_tile_0_523___d2272, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: register image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: operator image_tile_2_271_MUL_weight_tile_0_523___d2272 is absorbed into DSP image_tile_2_271_MUL_weight_tile_0_523___d2272.
DSP Report: Generating DSP image_tile_1_921_MUL_weight_tile_0_523___d1922, operation Mode is: A2*B2.
DSP Report: register image_tile_1_reg is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: register image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: Generating DSP image_tile_1_921_MUL_weight_tile_0_523___d1922, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: register image_tile_1_reg is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: Generating DSP image_tile_1_921_MUL_weight_tile_0_523___d1922, operation Mode is: A2*B2.
DSP Report: register image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: register image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: Generating DSP image_tile_1_921_MUL_weight_tile_0_523___d1922, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: register image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: operator image_tile_1_921_MUL_weight_tile_0_523___d1922 is absorbed into DSP image_tile_1_921_MUL_weight_tile_0_523___d1922.
DSP Report: Generating DSP image_tile_0_522_MUL_weight_tile_0_523___d1524, operation Mode is: A2*B2.
DSP Report: register image_tile_0_reg is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: register image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: Generating DSP image_tile_0_522_MUL_weight_tile_0_523___d1524, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: register image_tile_0_reg is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: Generating DSP image_tile_0_522_MUL_weight_tile_0_523___d1524, operation Mode is: A2*B2.
DSP Report: register image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: register image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: Generating DSP image_tile_0_522_MUL_weight_tile_0_523___d1524, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register weight_tile_0_reg is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: register image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
DSP Report: operator image_tile_0_522_MUL_weight_tile_0_523___d1524 is absorbed into DSP image_tile_0_522_MUL_weight_tile_0_523___d1524.
warning: Removed RAM weight_input/arr_reg due to inactive write enable
warning: Removed RAM image_input/arr_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1117.355 ; gain = 116.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkGNA       | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1128.664 ; gain = 127.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1132.359 ; gain = 131.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1210.973 ; gain = 209.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   413|
|3     |DSP48E1 |    54|
|6     |LUT1    |   207|
|7     |LUT2    |   715|
|8     |LUT3    |   237|
|9     |LUT4    |   655|
|10    |LUT5    |   492|
|11    |LUT6    |   656|
|12    |FDRE    |   766|
|13    |IBUF    |   196|
|14    |OBUF    |   271|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1225.816 ; gain = 220.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1225.816 ; gain = 224.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1225.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mkGNA' is not ideal for floorplanning, since the cellview 'mkGNA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1225.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:27 . Memory (MB): peak = 1225.816 ; gain = 224.656
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/bsksh/Documents/Xilinx/gna/gna.runs/synth_1/mkGNA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mkGNA_utilization_synth.rpt -pb mkGNA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 03:54:15 2023...
