Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/27-openroad-globalplacement/pll_top.odb'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 66 input buffers.
[INFO RSZ-0028] Inserted 34 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |      1372
      100 |     107 |      24 |             2 |      1272
      200 |     207 |      27 |             4 |      1172
      300 |     302 |      27 |             4 |      1072
      400 |     397 |      27 |             4 |       972
      500 |     487 |      27 |             4 |       872
      600 |     580 |      29 |             6 |       772
      700 |     676 |      33 |             9 |       672
      800 |     764 |      37 |            12 |       572
      900 |     862 |      43 |            17 |       472
     1000 |     985 |     109 |            30 |       372
     1100 |    1077 |     109 |            30 |       272
     1200 |    1189 |     134 |            35 |       172
     1300 |    1303 |     210 |            49 |        72
    final |    1306 |     212 |            51 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 4 slew violations.
[INFO RSZ-0035] Found 47 fanout violations.
[INFO RSZ-0038] Inserted 212 buffers in 51 nets.
[INFO RSZ-0039] Resized 1306 instances.
Placement Analysis
---------------------------------
total displacement       3326.5 u
average displacement        1.6 u
max displacement            8.2 u
original HPWL           24246.3 u
legalized HPWL          26798.1 u
delta HPWL                   11 %

[INFO DPL-0020] Mirrored 693 instances
[INFO DPL-0021] HPWL before           26798.1 u
[INFO DPL-0022] HPWL after            25633.0 u
[INFO DPL-0023] HPWL delta               -4.3 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Buffer                                    1       3.75
  Timing Repair Buffer                    312    1550.24
  Inverter                                 28     105.10
  Sequential cell                         154    3082.96
  Multi-Input combinational cell         1022    7286.99
  Total                                  2017   12959.93
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/31-openroad-repairdesignpostgpl/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/31-openroad-repairdesignpostgpl/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/31-openroad-repairdesignpostgpl/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/31-openroad-repairdesignpostgpl/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/31-openroad-repairdesignpostgpl/pll_top.sdc'…
