

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

enum PANEL_ES {
	ES_EVB = 1,
	ES_T0 = 2,
	ES_EVT = 3,
	ES_DVT = 4,
	ES_PVT = 5,
};

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[128];
};

static struct LCM_setting_table lcm_suspend_setting[] = {
    {REGFLAG_CMD, 1, {0x28}},
    {REGFLAG_DELAY, 23, {} },
    {REGFLAG_CMD, 1, {0x10}},
    {REGFLAG_DELAY, 125, {} },
};

#ifdef LCM_SET_DISPLAY_ON_DELAY
/* to reduce init time, we move 120ms delay to lcm_set_display_on() !! */
static struct LCM_setting_table set_display_on[] = {
	{REGFLAG_CMD, 1, {0x29}},
    {REGFLAG_DELAY, 100, {} }, //Delay 100ms
};
#endif

/* ------------------------- initial code start------------------------- */
static struct LCM_setting_table init_setting_60Hz[] = {
    /* Round corner off */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
    {REGFLAG_CMD, 2, {0xC0,0x00}},
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 60Hz */
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x01}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};
static struct LCM_setting_table init_setting_90Hz[] = {
    /* Round corner off */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
    {REGFLAG_CMD, 2, {0xC0,0x00}},
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 90Hz */
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x02}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};
static struct LCM_setting_table init_setting_120Hz[] = {
    /* Round corner off */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x07}},
    {REGFLAG_CMD, 2, {0xC0,0x00}},
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 120Hz */
    {REGFLAG_CMD, 2, {0x1F,0xC0}},
    {REGFLAG_CMD, 2, {0x2F,0x03}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};

static struct LCM_setting_table init_setting_60Hz_evt[] = {
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 60Hz */
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x00}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};
static struct LCM_setting_table init_setting_90Hz_evt[] = {
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 90Hz */
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x01}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};
static struct LCM_setting_table init_setting_120Hz_evt[] = {
    /* DVDD strong */
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 5, {0xC5,0x15,0x15,0x15,0xDD}},
    /* Power on sequence optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
    {REGFLAG_CMD, 2, {0x6F,0x12}},
    {REGFLAG_CMD, 2, {0xFE,0x41}},
    /* Waiting time for drawing */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xFB,0x30}},
    /* Source waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x05}},
    {REGFLAG_CMD, 2, {0xFE,0x3C}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x06}},
    {REGFLAG_CMD, 6, {0xB2,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB3,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xB8,0x00,0x38,0x37,0x37,0x37}},
    {REGFLAG_CMD, 6, {0xB9,0x37,0x38,0x38,0x38,0x38}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0xEC,0xE6}},
    {REGFLAG_CMD, 2, {0x6F,0x08}},
    {REGFLAG_CMD, 3, {0xB8,0x05,0xD6}},
    /* Idle no DMR */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 3, {0xF5,0x2B,0x00}},
    /* Vesa for Idle */
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xF9,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 2, {0xFD,0x08}},
    /* AVC optimize */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x0F}},
    {REGFLAG_CMD, 2, {0xFC,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x09}},
    {REGFLAG_CMD, 3, {0xFC,0xFC,0xF0}},
    /* OSC1 = OSC2 =138.6M */
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x15}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x7E}},
    {REGFLAG_CMD, 2, {0x6F,0x31}},
    {REGFLAG_CMD, 3, {0xF8,0x01,0x1E}},
    /* Gate waveform optimization */
    {REGFLAG_CMD, 2, {0x6F,0x19}},
    {REGFLAG_CMD, 2, {0xF2,0x00}},
    /* AOD timing optimization */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    /* Power sequence adjust */
    {REGFLAG_CMD, 2, {0x6F,0x0A}},
    {REGFLAG_CMD, 4, {0xF6,0x70,0x70,0x70}},
    /* Power off sequence optimize */
    {REGFLAG_CMD, 2, {0x6F,0x0E}},
    {REGFLAG_CMD, 2, {0xF6,0x70}},
    /* AOD on/off Speed up */
    {REGFLAG_CMD, 2, {0x6F,0x2D}},
    {REGFLAG_CMD, 2, {0xFC,0x44}},
    {REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
    {REGFLAG_CMD, 2, {0x6F,0x1A}},
    {REGFLAG_CMD, 2, {0xF4,0x55}},
    /* Osc divider */
    {REGFLAG_CMD, 2, {0x6F,0x01}},
    {REGFLAG_CMD, 2, {0x1F,0x06}},
    /* DPC Temperature */
    {REGFLAG_CMD, 3, {0x81,0x01,0x19}},
    /* GIR OFF */
    {REGFLAG_CMD, 2, {0x5F,0x01}},
    /* Gamma Set */
    {REGFLAG_CMD, 2, {0x26,0x00}},
    /* Command Mode */
    {REGFLAG_CMD, 2, {0x17,0x10}},
    /* Set Column Address */
    {REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0x37}},
    /* Set Row Address */
    {REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x09,0x6B}},
    /* 120Hz */
    {REGFLAG_CMD, 2, {0x1F,0xC0}},
    {REGFLAG_CMD, 2, {0x2F,0x02}},
    /* TE On */
    {REGFLAG_CMD, 2, {0x35,0x00}},
    /* Manual TE */
    {REGFLAG_CMD, 3, {0x44,0x00,0x00}},
    /* BC Control Enable */
    {REGFLAG_CMD, 2, {0x53,0x20}},
    /* Vesa On */
    {REGFLAG_CMD, 3, {0x90,0x03,0x03}},
    /* PPS table 1 */
    {REGFLAG_CMD, 19, {0x91,0xAB,0x28,0x00,0x0C,0xD2,0x00,0x02,0x25,0x01,0x14,0x00,0x07,0x09,0x75,0x08,0x7A,0x10,0xF0}},
    {REGFLAG_CMD, 2,{0x11,0x00}},
    {REGFLAG_DELAY, 120, {}},
    {REGFLAG_CMD, 2,{0x29,0x00}},
};
/* ------------------------- initial code end------------------------- */

/* ------------------------- backlight setting start------------------------- */
static struct LCM_setting_table bl_level[] = {
        {REGFLAG_CMD, 3, {0x51, 0x07, 0xFF}},
};

static struct LCM_setting_table esd_bl_level[] = {
        {REGFLAG_CMD, 3, {0x51, 0x07, 0xFF}},
};

static struct LCM_setting_table HBM_on_setting[] = {
        {REGFLAG_CMD, 3, {0x51, 0x0F, 0x01}},
};

static struct LCM_setting_table HBM_off_setting[] = {
        {REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};
/* ------------------------- backlight setting end------------------------- */

/* -------------------------doze mode setting start------------------------- */
static struct LCM_setting_table AOD_off_setting[] = {
        {REGFLAG_CMD, 2, {0x65, 0x00}},
        {REGFLAG_CMD, 1, {0x38}},
};

static struct LCM_setting_table AOD_on_setting[] = {
        {REGFLAG_CMD, 2, {0x6F, 0x04}},
        {REGFLAG_CMD, 3, {0x51, 0x02, 0xFF}},
        {REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
        {REGFLAG_CMD, 2, {0x6F, 0x01}},
        {REGFLAG_CMD, 2, {0xD2, 0x22}},
        {REGFLAG_CMD, 1, {0x39}},
        {REGFLAG_CMD, 2, {0x65,0x01}},
};

static struct LCM_setting_table aod_high_bl_level[] = {
        {REGFLAG_CMD, 2, {0x6F, 0x04}},
        {REGFLAG_CMD, 3, {0x51, 0x02, 0xFF}},
};

static struct LCM_setting_table aod_low_bl_level[] = {
        {REGFLAG_CMD, 2, {0x6F, 0x04}},
        {REGFLAG_CMD, 3, {0x51, 0x01, 0xFF}},
};
/* -------------------------doze mode setting end------------------------- */

/* -------------------------frame mode switch start------------------------- */
static struct LCM_setting_table mode_switch_to_60[] = {
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x01}},
};

static struct LCM_setting_table mode_switch_to_90[] = {
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x02}},
};

static struct LCM_setting_table mode_switch_to_120[] = {
    {REGFLAG_CMD, 2, {0x1F,0xC0}},
    {REGFLAG_CMD, 2, {0x2F,0x03}},
};

static struct LCM_setting_table mode_switch_to_60_evt[] = {
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x00}},
};

static struct LCM_setting_table mode_switch_to_90_evt[] = {
    {REGFLAG_CMD, 2, {0x1F,0x40}},
    {REGFLAG_CMD, 2, {0x2F,0x01}},
};

static struct LCM_setting_table mode_switch_to_120_evt[] = {
    {REGFLAG_CMD, 2, {0x1F,0xC0}},
    {REGFLAG_CMD, 2, {0x2F,0x02}},
};
/* -------------------------frame mode switch end------------------------- */

/* -------------------------APL switch start------------------------- */
struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	/* set backlight 4095*/
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},

};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {


	/* restore backlight, must at last!! please add code before them!!!*/
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	/* restore backlight, must at last!! please add code before them!!!*/
};
/* -------------------------APL switch end------------------------- */

/* -------------------------demura setting start------------------------- */
static struct LCM_setting_table dsi_demura0_bl[] = {
	/* demura0 level < 1F6(502) */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x02}},
	{REGFLAG_CMD, 3, {0xEC, 0x9C, 0xDC}},
	{REGFLAG_CMD, 2, {0x6F, 0xA5}},
	{REGFLAG_CMD, 7, {0xEC, 0x9C, 0x9C, 0x9C, 0xDC, 0xDC, 0xDC}},
	/* hbm_gray_setting_low level < 3515 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x2E}},
	{REGFLAG_CMD, 4, {0xC0, 0x02, 0x30, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 6, {0xCB, 0x05, 0x0F, 0x1F, 0x7C, 0xE8}},
	{REGFLAG_CMD, 2, {0x6F, 0x06}},
	{REGFLAG_CMD, 10, {0xCB, 0x02, 0x08, 0xD1, 0x57, 0x22, 0x6B, 0x8D, 0x52, 0xBB}},
};

static struct LCM_setting_table dsi_demura1_bl[] = {
	/* demura1 1F6(502) <= level < 3F2(1010) */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x02}},
	{REGFLAG_CMD, 3, {0xEC, 0x4C, 0x8C}},
	{REGFLAG_CMD, 2, {0x6F, 0xA5}},
	{REGFLAG_CMD, 7, {0xEC, 0x4C, 0x4C, 0x4C, 0x8C, 0x8C, 0x8C}},
	/* hbm_gray_setting_low level < 3515 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x2E}},
	{REGFLAG_CMD, 4, {0xC0, 0x02, 0x30, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 6, {0xCB, 0x05, 0x0F, 0x1F, 0x7C, 0xE8}},
	{REGFLAG_CMD, 2, {0x6F, 0x06}},
	{REGFLAG_CMD, 10, {0xCB, 0x02, 0x08, 0xD1, 0x57, 0x22, 0x6B, 0x8D, 0x52, 0xBB}},
};

static struct LCM_setting_table dsi_demura2_bl[] = {
	/* demura2 3F2(1010) <= level < 562(1378) */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x02}},
	{REGFLAG_CMD, 3, {0xEC, 0x10, 0x50}},
	{REGFLAG_CMD, 2, {0x6F, 0xA5}},
	{REGFLAG_CMD, 7, {0xEC, 0x10, 0x10, 0x10, 0x50, 0x50, 0x50}},
	/* hbm_gray_setting_low level < 3515 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x2E}},
	{REGFLAG_CMD, 4, {0xC0, 0x02, 0x30, 0x00}},
 	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 6, {0xCB, 0x05, 0x0F, 0x1F, 0x7C, 0xE8}},
	{REGFLAG_CMD, 2, {0x6F, 0x06}},
	{REGFLAG_CMD, 10, {0xCB, 0x02, 0x08, 0xD1, 0x57, 0x22, 0x6B, 0x8D, 0x52, 0xBB}},
};

static struct LCM_setting_table dsi_demura3_bl[] = {
	/* demura3 562(1378) <= level < dbb(3515) */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x02}},
	{REGFLAG_CMD, 3, {0xEC, 0x03, 0x05}},
	{REGFLAG_CMD, 2, {0x6F, 0xA5}},
	{REGFLAG_CMD, 7, {0xEC, 0x03, 0x03, 0x03, 0x05, 0x05, 0x05}},
	/* hbm_gray_setting_low level < 3515 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x2E}},
	{REGFLAG_CMD, 4, {0xC0, 0x02, 0x30, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 6, {0xCB, 0x05, 0x0F, 0x1F, 0x7C, 0xE8}},
	{REGFLAG_CMD, 2, {0x6F, 0x06}},
	{REGFLAG_CMD, 10, {0xCB, 0x02, 0x08, 0xD1, 0x57, 0x22, 0x6B, 0x8D, 0x52, 0xBB}},
};

static struct LCM_setting_table dsi_demura4_bl[] = {
	/* demura3 dbb(3515) <= level */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x02}},
	{REGFLAG_CMD, 3, {0xEC, 0x03, 0x05}},
	{REGFLAG_CMD, 2, {0x6F, 0xA5}},
	{REGFLAG_CMD, 7, {0xEC, 0x03, 0x03, 0x03, 0x05, 0x05, 0x05}},
	/* hbm_gray_setting_high level >= 3515 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x2E}},
	{REGFLAG_CMD, 4, {0xC0, 0x15, 0x40, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x04}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 6, {0xCB, 0x01, 0x05, 0x1F, 0x7C, 0xE8}},
	{REGFLAG_CMD, 2, {0x6F, 0x06}},
	{REGFLAG_CMD, 10, {0xCB, 0x07, 0x08, 0x6B, 0xAD, 0x28, 0xBB, 0xEF, 0xA4, 0xFE}},
};
/* -------------------------demura setting end------------------------- */
