

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
503228a84c5acce04febe5a767a6866d  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_Tnhmkf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iS42pb"
Running: cat _ptx_iS42pb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zPMKv7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zPMKv7 --output-file  /dev/null 2> _ptx_iS42pbinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iS42pb _ptx2_zPMKv7 _ptx_iS42pbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 2097017
gpu_sim_insn = 415466464
gpu_ipc =     198.1226
gpu_tot_sim_cycle = 2319167
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =     179.1447
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 32175
gpu_stall_icnt2sh    = 756221
partiton_reqs_in_parallel = 46102199
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9847
partiton_level_parallism_total  =      19.8788
partiton_reqs_in_parallel_util = 46102199
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2097017
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9847
partiton_level_parallism_util_total  =      21.9847
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =      20.6310 GB/Sec
L2_BW_total  =      18.6548 GB/Sec
gpu_total_sim_rate=152969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
10473, 13217, 13218, 13202, 13228, 13199, 13224, 10579, 9970, 12596, 12583, 12577, 12583, 12583, 12591, 10093, 9485, 11951, 11970, 11932, 11966, 11939, 11972, 9573, 9562, 11938, 11963, 11785, 11816, 11796, 11814, 9484, 8799, 10999, 11016, 10856, 10873, 10844, 10879, 8738, 8544, 10672, 10700, 10519, 10554, 10525, 10555, 8481, 8527, 10670, 10686, 10521, 10539, 10530, 10549, 8491, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 421275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 303841
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 112548
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:564461	W0_Idle:30029048	W0_Scoreboard:74114660	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 531 
maxdqlatency = 0 
maxmflatency = 39858 
averagemflatency = 6565 
max_icnt2mem_latency = 39587 
max_icnt2sh_latency = 2319166 
mrq_lat_table:84124 	6437 	5088 	10405 	15853 	16317 	18668 	29813 	7847 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	224385 	68470 	120 	42 	13064 	3307 	63020 	79700 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	195275 	20031 	1449 	1277 	72929 	2286 	57 	54 	119 	12968 	3966 	63771 	78290 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	97331 	159463 	82701 	6914 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13696 	27499 	54677 	13696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	371 	85 	7 	18 	52 	27 	164 	197 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        67        66        65        65        69        70        69        70        68        65        67        69        69        70 
dram[1]:        69        70        65        65        66        65        69        70        69        70        68        65        68        67        69        68 
dram[2]:        69        70        65        65        65        66        69        70        69        70        68        70        68        68        67        67 
dram[3]:        69        70        67        66        64        66        69        70        69        70        68        65        67        70        66        66 
dram[4]:        69        70        69        67        67        64        69        70        69        70        69        65        67        67        67        69 
dram[5]:        69        70        69        66        65        66        69        70        69        70        69        69        68        68        69        70 
dram[6]:        69        70        65        65        66        67        69        70        69        70        68        67        65        67        69        70 
dram[7]:        69        70        65        64        67        66        69        70        69        70        68        69        66        66        69        68 
dram[8]:        69        70        65        65        63        68        69        70        69        70        68        69        67        66        67        68 
dram[9]:        69        70        69        65        67        66        69        70        69        70        68        68        67        66        67        68 
dram[10]:        69        70        69        65        64        66        69        70        69        70        68        68        66        68        69        70 
maximum service time to same row:
dram[0]:    133200    132999    102987    102987    119572    119569    132796    132804    103710    103738    103441    103429    126035    126032    132247    131449 
dram[1]:    133021    132995    102992    102993    119588    119587    132779    132798    103700    103730    103450    103426    126033    126036    132202    132210 
dram[2]:    133011    133000    103000    102989    119555    119586    132780    132811    103702    103718    103432    103454    126032    126043    132198    131722 
dram[3]:    133011    132987    103011    102979    119579    119573    132771    132791    103727    103727    103428    103446    126041    133082    131714    131699 
dram[4]:    132997    133247    103000    102976    119574    119583    132805    133527    103725    103725    103450    103398    126038    126038    131727    131653 
dram[5]:    133199    133000    102994    102993    119583    119573    133511    133182    103719    103741    103460    103440    126039    126031    132213    131458 
dram[6]:    133021    132991    102994    103003    119592    119588    132787    132799    103706    103733    103458    103441    126032    126033    132249    132194 
dram[7]:    133009    132998    103002    102989    119555    119591    132769    132792    103702    103730    103434    103460    126039    126032    132177    131899 
dram[8]:    133012    132985    103001    102980    119582    119581    132779    132806    103727    103735    103437    103452    126038    126048    132237    131709 
dram[9]:    132999    133249    102999    102975    119583    119587    132810    133531    103726    103724    103452    103400    126031    126033    131709    131649 
dram[10]:    133229    133419    102996    102999    119581    119582    133499    133533    103722    103729    103520    103435    126033    126034    132213    131459 
average row accesses per activate:
dram[0]: 15.746268 14.958333 17.508196 15.835821 13.000000 12.670588 18.360655 17.953125 16.861538 17.169231 13.154762 13.912500 17.134329 16.152779 17.546875 17.531250 
dram[1]: 16.625000 16.523077 17.278688 15.647058 13.370370 13.382716 19.152542 20.052631 17.967213 16.611940 15.121622 15.985714 17.843750 15.986111 16.969696 16.835821 
dram[2]: 18.631578 17.095238 17.616667 16.515625 14.025974 14.689189 21.509434 20.000000 17.046154 17.123077 17.184616 15.040000 16.897058 17.424242 17.107693 17.045454 
dram[3]: 17.716667 17.063492 19.629629 18.000000 14.210526 13.846154 20.851852 20.854546 18.000000 19.561403 14.866667 15.219178 17.242424 17.815384 17.200001 17.060606 
dram[4]: 17.258064 16.553846 19.272728 16.888889 14.930555 13.320988 19.684210 20.210526 17.349207 17.619047 16.173914 13.925000 16.385714 16.000000 16.626865 17.538462 
dram[5]: 16.184616 15.457143 17.799999 15.558824 13.246914 13.024096 20.142857 20.140350 16.892307 17.061539 13.641975 14.397436 16.267605 16.083334 15.081081 15.053333 
dram[6]: 16.515625 17.573771 17.932203 15.850746 13.060241 13.746836 19.084745 18.190475 17.380953 17.107693 15.914286 16.159420 16.735294 16.041666 16.776119 16.850746 
dram[7]: 19.035715 18.271187 16.983871 14.256757 13.168674 13.168674 22.215687 20.727272 17.428572 17.666666 18.442623 15.638889 16.823530 17.393940 16.656717 17.136364 
dram[8]: 19.685184 17.655737 18.344828 16.060606 13.170732 13.612500 22.540001 21.490566 18.016394 19.491228 16.656717 15.802817 17.318182 18.596775 16.716417 17.400000 
dram[9]: 17.031746 17.322580 17.932203 16.609375 14.263158 12.157304 21.169811 20.927273 16.784615 16.537313 16.231884 16.626865 16.328571 15.608109 17.793652 17.242424 
dram[10]: 17.177420 16.104477 18.344828 15.057143 11.695652 11.720430 20.125000 20.945454 15.394366 15.577465 16.507463 15.369863 15.157895 15.144737 15.676056 16.661764 
average row locality = 194556/11780 = 16.515789
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       494       517       508       501       519       517       560       589       536       556       557       565       588       603       563       562 
dram[1]:       504       514       494       504       523       524       570       583       536       553       570       570       582       591       560       568 
dram[2]:       502       517       497       497       520       527       580       580       548       553       568       579       589       590       552       565 
dram[3]:       503       515       500       502       520       520       566       587       538       555       566       562       578       598       558       566 
dram[4]:       510       516       500       504       515       519       562       592       533       550       567       565       587       592       553       579 
dram[5]:       492       522       508       498       513       521       568       588       538       549       557       575       595       598       555       568 
dram[6]:       497       512       498       502       524       526       566       586       535       552       566       567       578       595       563       568 
dram[7]:       506       518       493       495       533       533       573       580       538       553       577       578       584       588       555       570 
dram[8]:       503       517       504       500       520       529       567       579       539       551       568       574       583       593       559       570 
dram[9]:       513       514       498       503       524       522       562       591       531       548       572       566       583       595       560       577 
dram[10]:       505       519       504       494       516       530       567       592       533       546       558       574       592       591       552       573 
total reads: 96238
bank skew: 603/492 = 1.23
chip skew: 8774/8734 = 1.00
average mf latency per bank:
dram[0]:      17642     17301     17211     17396     15849     15572     16366     16124     14163     13717     14828     14528     13567     13507     14526     14334
dram[1]:      18015     17762     17165     17062     15812     15641     16225     16038     13854     13598     14990     14764     13738     13601     14334     14234
dram[2]:      18197     17771     16959     16749     15705     15731     16397     16269     13829     13671     14616     14406     14160     14186     14074     13851
dram[3]:      17968     17717     17050     16950     16120     15957     16401     16118     14297     14235     14338     14199     14443     14146     13823     13606
dram[4]:      18120     17999     16699     16497     16243     16180     16237     15611     14643     14276     14125     14028     14272     14000     14116     13868
dram[5]:      18597     18166     16491     16590     16142     15880     15721     15370     14601     14173     14579     14413     14213     14238     14012     13647
dram[6]:      18512     18105     16464     16472     16362     16072     15645     15507     14220     13907     14972     14771     14055     13827     14004     13752
dram[7]:      18767     18444     16583     16564     15960     16008     16023     15943     13848     13553     14924     14700     13889     13679     13786     13728
dram[8]:      18597     18264     16780     16805     16021     15820     16243     15910     13726     13544     14729     14589     14098     14033     13870     13683
dram[9]:      18137     17936     16931     16721     15766     15587     16141     15756     14170     14006     14748     14664     13942     13593     14314     14199
dram[10]:      17856     17511     16860     16990     15919     15803     16180     15693     14084     13603     15178     15038     13565     13434     14508     14161
maximum mf latency per bank:
dram[0]:      39799     39804     39823     39833     39794     39839     39834     39858     39810     39818     39817     39841     39803     39809     39817     39829
dram[1]:      39833     39821     39823     39838     39798     39805     39833     39842     39811     39805     39811     39844     39809     39801     39809     39826
dram[2]:      39828     39816     39816     39818     39794     39790     39838     39828     39817     39803     39811     39827     39831     39805     39815     39838
dram[3]:      39822     39819     39818     39801     39797     39790     39837     39828     39844     39830     39815     39852     39824     39820     39820     39829
dram[4]:      39819     39830     39810     39797     39807     39814     39833     39836     39818     39850     39813     39801     39817     39834     39788     39798
dram[5]:      39817     39817     39819     39793     39806     39830     39806     39823     39835     39836     39812     39829     39819     39815     39804     39799
dram[6]:      39821     39819     39816     39805     39810     39818     39795     39808     39825     39825     39833     39813     39820     39831     39807     39796
dram[7]:      39813     39790     39814     39803     39806     39807     39826     39835     39833     39833     39817     39818     39816     39817     39794     39795
dram[8]:      39799     39814     39819     39840     39795     39810     39830     39825     39821     39844     39818     39811     39805     39797     39809     39809
dram[9]:      39819     39793     39820     39838     39803     39786     39822     39831     39837     39788     39815     39827     39800     39794     39819     39839
dram[10]:      39813     39807     39820     39830     39787     39799     39817     39835     39810     39817     39819     39849     39790     39811     39813     39854
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837078 n_act=1122 n_pre=1106 n_req=17672 n_rd=35748 n_write=18798 bw_util=0.02802
n_activity=180918 dram_eff=0.603
bk0: 2244a 3877243i bk1: 2240a 3875114i bk2: 2240a 3877102i bk3: 2240a 3874801i bk4: 2240a 3876538i bk5: 2240a 3874469i bk6: 2240a 3875512i bk7: 2240a 3873766i bk8: 2240a 3875750i bk9: 2240a 3874046i bk10: 2192a 3875278i bk11: 2192a 3873614i bk12: 2240a 3874866i bk13: 2240a 3872665i bk14: 2240a 3874971i bk15: 2240a 3872869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.480745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837112 n_act=1077 n_pre=1061 n_req=17684 n_rd=35752 n_write=18850 bw_util=0.02805
n_activity=179769 dram_eff=0.6075
bk0: 2240a 3876431i bk1: 2240a 3874755i bk2: 2240a 3876975i bk3: 2240a 3874887i bk4: 2240a 3875899i bk5: 2240a 3873967i bk6: 2240a 3875392i bk7: 2240a 3873839i bk8: 2240a 3876409i bk9: 2240a 3873882i bk10: 2196a 3875238i bk11: 2196a 3873588i bk12: 2240a 3875616i bk13: 2240a 3873064i bk14: 2240a 3874788i bk15: 2240a 3872907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.478814
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837167 n_act=1040 n_pre=1024 n_req=17702 n_rd=35752 n_write=18869 bw_util=0.02805
n_activity=179908 dram_eff=0.6072
bk0: 2240a 3877148i bk1: 2240a 3875331i bk2: 2240a 3876852i bk3: 2240a 3875025i bk4: 2240a 3875761i bk5: 2240a 3874191i bk6: 2240a 3875828i bk7: 2240a 3874009i bk8: 2240a 3875656i bk9: 2240a 3874134i bk10: 2196a 3874929i bk11: 2196a 3873527i bk12: 2240a 3875428i bk13: 2240a 3873001i bk14: 2240a 3874868i bk15: 2240a 3872967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.473983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837262 n_act=1027 n_pre=1011 n_req=17672 n_rd=35752 n_write=18800 bw_util=0.02802
n_activity=179688 dram_eff=0.6072
bk0: 2240a 3877144i bk1: 2240a 3874902i bk2: 2240a 3876984i bk3: 2240a 3875389i bk4: 2240a 3876340i bk5: 2240a 3874376i bk6: 2240a 3875908i bk7: 2240a 3873844i bk8: 2240a 3875784i bk9: 2240a 3874648i bk10: 2196a 3874774i bk11: 2196a 3873443i bk12: 2240a 3875267i bk13: 2240a 3873487i bk14: 2240a 3874894i bk15: 2240a 3873245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837184 n_act=1061 n_pre=1045 n_req=17684 n_rd=35760 n_write=18802 bw_util=0.02802
n_activity=181082 dram_eff=0.6026
bk0: 2240a 3876718i bk1: 2240a 3875402i bk2: 2240a 3876846i bk3: 2240a 3874747i bk4: 2240a 3876377i bk5: 2240a 3874525i bk6: 2240a 3875936i bk7: 2240a 3873722i bk8: 2240a 3875526i bk9: 2240a 3873872i bk10: 2196a 3875493i bk11: 2196a 3873952i bk12: 2240a 3875147i bk13: 2240a 3872915i bk14: 2244a 3875555i bk15: 2244a 3873560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.480693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837056 n_act=1121 n_pre=1105 n_req=17683 n_rd=35752 n_write=18818 bw_util=0.02803
n_activity=180968 dram_eff=0.6031
bk0: 2240a 3877018i bk1: 2240a 3874899i bk2: 2240a 3877383i bk3: 2240a 3874453i bk4: 2240a 3876097i bk5: 2240a 3873973i bk6: 2240a 3875632i bk7: 2240a 3873809i bk8: 2240a 3875767i bk9: 2240a 3874455i bk10: 2192a 3875327i bk11: 2192a 3874088i bk12: 2240a 3874832i bk13: 2240a 3872607i bk14: 2244a 3875091i bk15: 2244a 3873112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.480341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837178 n_act=1076 n_pre=1060 n_req=17673 n_rd=35752 n_write=18786 bw_util=0.02801
n_activity=179724 dram_eff=0.6069
bk0: 2240a 3876822i bk1: 2240a 3875309i bk2: 2240a 3877283i bk3: 2240a 3875079i bk4: 2240a 3875933i bk5: 2240a 3874080i bk6: 2240a 3875377i bk7: 2240a 3873662i bk8: 2240a 3875835i bk9: 2240a 3873827i bk10: 2192a 3875485i bk11: 2192a 3873617i bk12: 2240a 3875430i bk13: 2240a 3872693i bk14: 2244a 3874838i bk15: 2244a 3873710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.476437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837137 n_act=1049 n_pre=1033 n_req=17712 n_rd=35752 n_write=18881 bw_util=0.02806
n_activity=180200 dram_eff=0.6064
bk0: 2240a 3877668i bk1: 2240a 3875532i bk2: 2240a 3876855i bk3: 2240a 3874781i bk4: 2240a 3876097i bk5: 2240a 3873691i bk6: 2240a 3875778i bk7: 2240a 3873569i bk8: 2240a 3875864i bk9: 2240a 3874456i bk10: 2192a 3875699i bk11: 2192a 3873318i bk12: 2240a 3875115i bk13: 2240a 3872920i bk14: 2244a 3874965i bk15: 2244a 3873298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.474016
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837231 n_act=1020 n_pre=1004 n_req=17694 n_rd=35752 n_write=18845 bw_util=0.02804
n_activity=180055 dram_eff=0.6064
bk0: 2240a 3877824i bk1: 2240a 3874891i bk2: 2240a 3876838i bk3: 2240a 3874686i bk4: 2240a 3875850i bk5: 2240a 3874098i bk6: 2240a 3876148i bk7: 2240a 3874266i bk8: 2240a 3875943i bk9: 2240a 3874313i bk10: 2192a 3875275i bk11: 2192a 3873308i bk12: 2240a 3874934i bk13: 2240a 3873380i bk14: 2244a 3874846i bk15: 2244a 3873559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.475023
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837161 n_act=1062 n_pre=1046 n_req=17697 n_rd=35752 n_write=18831 bw_util=0.02804
n_activity=181389 dram_eff=0.6018
bk0: 2240a 3877224i bk1: 2240a 3875724i bk2: 2240a 3876891i bk3: 2240a 3874864i bk4: 2240a 3876301i bk5: 2240a 3874400i bk6: 2240a 3875989i bk7: 2240a 3874259i bk8: 2240a 3876199i bk9: 2240a 3874249i bk10: 2192a 3875329i bk11: 2192a 3873806i bk12: 2240a 3875289i bk13: 2240a 3873370i bk14: 2244a 3875399i bk15: 2244a 3873844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.479253
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3893852 n_nop=3837029 n_act=1126 n_pre=1110 n_req=17683 n_rd=35748 n_write=18839 bw_util=0.02804
n_activity=181256 dram_eff=0.6023
bk0: 2240a 3876919i bk1: 2240a 3874935i bk2: 2240a 3876950i bk3: 2240a 3874493i bk4: 2240a 3875987i bk5: 2240a 3873804i bk6: 2240a 3876070i bk7: 2240a 3873685i bk8: 2240a 3875629i bk9: 2240a 3873909i bk10: 2192a 3875785i bk11: 2192a 3874415i bk12: 2240a 3874849i bk13: 2240a 3872890i bk14: 2244a 3874757i bk15: 2240a 3873286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.482018

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9086, Reservation_fails = 7
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 9211, Reservation_fails = 3
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9037, Reservation_fails = 6
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9228, Reservation_fails = 4
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9074, Reservation_fails = 2
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9204, Reservation_fails = 5
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9055, Reservation_fails = 7
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9238, Reservation_fails = 10
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 9121, Reservation_fails = 6
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 9297, Reservation_fails = 3
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9061, Reservation_fails = 6
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9262, Reservation_fails = 4
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9047, Reservation_fails = 10
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9217, Reservation_fails = 3
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9076, Reservation_fails = 9
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9203, Reservation_fails = 4
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9071, Reservation_fails = 4
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9227, Reservation_fails = 4
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9104, Reservation_fails = 6
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 9260, Reservation_fails = 10
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 9078, Reservation_fails = 6
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 9249, Reservation_fails = 6
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 201406
L2_total_cache_reservation_fails = 125
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 145119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.413
	minimum = 6
	maximum = 306
Network latency average = 13.2524
	minimum = 6
	maximum = 306
Slowest packet = 175352
Flit latency average = 12.8726
	minimum = 6
	maximum = 306
Slowest flit = 373369
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00435327
	minimum = 0.00377274 (at node 4)
	maximum = 0.00499019 (at node 41)
Accepted packet rate average = 0.00435327
	minimum = 0.00377274 (at node 4)
	maximum = 0.00499019 (at node 41)
Injected flit rate average = 0.00927753
	minimum = 0.0055877 (at node 4)
	maximum = 0.0138864 (at node 37)
Accepted flit rate average= 0.00927753
	minimum = 0.00727534 (at node 34)
	maximum = 0.0110917 (at node 22)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.413 (1 samples)
	minimum = 6 (1 samples)
	maximum = 306 (1 samples)
Network latency average = 13.2524 (1 samples)
	minimum = 6 (1 samples)
	maximum = 306 (1 samples)
Flit latency average = 12.8726 (1 samples)
	minimum = 6 (1 samples)
	maximum = 306 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00435327 (1 samples)
	minimum = 0.00377274 (1 samples)
	maximum = 0.00499019 (1 samples)
Accepted packet rate average = 0.00435327 (1 samples)
	minimum = 0.00377274 (1 samples)
	maximum = 0.00499019 (1 samples)
Injected flit rate average = 0.00927753 (1 samples)
	minimum = 0.0055877 (1 samples)
	maximum = 0.0138864 (1 samples)
Accepted flit rate average = 0.00927753 (1 samples)
	minimum = 0.00727534 (1 samples)
	maximum = 0.0110917 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 16 sec (2716 sec)
gpgpu_simulation_rate = 152969 (inst/sec)
gpgpu_simulation_rate = 853 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278296
gpu_sim_insn = 415466464
gpu_ipc =    1492.8942
gpu_tot_sim_cycle = 2819613
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =     294.6975
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 36039
gpu_stall_icnt2sh    = 986926
partiton_reqs_in_parallel = 6118648
partiton_reqs_in_parallel_total    = 46102199
partiton_level_parallism =      21.9861
partiton_level_parallism_total  =      18.5206
partiton_reqs_in_parallel_util = 6118648
partiton_reqs_in_parallel_util_total    = 46102199
gpu_sim_cycle_parition_util = 278296
gpu_tot_sim_cycle_parition_util    = 2097017
partiton_level_parallism_util =      21.9861
partiton_level_parallism_util_total  =      21.9848
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.3158 GB/Sec
L2_BW_total  =      30.6735 GB/Sec
gpu_total_sim_rate=198740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
19964, 25167, 25211, 25138, 25218, 25133, 25217, 20162, 19460, 24548, 24576, 24503, 24576, 24517, 24579, 19680, 18976, 23903, 23966, 23738, 23821, 23744, 23813, 19074, 18874, 23560, 23636, 23390, 23480, 23396, 23471, 18812, 18108, 22636, 22684, 22468, 22531, 22453, 22534, 18060, 18114, 22642, 22701, 22332, 22411, 22324, 22408, 17988, 17835, 22305, 22355, 22140, 22206, 22133, 22217, 17817, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 766740
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 649263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 112591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1087756	W0_Idle:30345842	W0_Scoreboard:76089816	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 608 
maxdqlatency = 0 
maxmflatency = 39858 
averagemflatency = 3384 
max_icnt2mem_latency = 39587 
max_icnt2sh_latency = 2819612 
mrq_lat_table:221042 	15284 	13234 	28526 	31854 	23177 	20334 	30604 	8474 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	595497 	152352 	1150 	42 	13064 	3307 	63020 	79700 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	547919 	117440 	5039 	1855 	74368 	2632 	71 	54 	119 	12968 	3966 	63771 	78290 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236813 	307854 	137359 	10815 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13696 	27499 	54677 	123264 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	914 	90 	7 	18 	52 	27 	165 	197 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        67        66        65        65        69        70        69        70        68        65        69        69        69        70 
dram[1]:        69        70        65        65        66        65        69        70        69        70        68        65        68        67        69        70 
dram[2]:        69        70        65        65        65        66        69        70        69        70        68        70        68        68        69        70 
dram[3]:        69        70        67        66        64        66        69        70        69        70        68        65        67        70        69        70 
dram[4]:        69        70        69        67        67        64        69        70        69        70        69        65        68        68        68        70 
dram[5]:        69        70        69        66        65        66        69        70        69        70        69        69        69        68        69        70 
dram[6]:        69        70        65        65        66        67        69        70        69        70        68        67        66        67        69        70 
dram[7]:        69        70        65        64        67        66        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        65        65        63        68        69        70        69        70        68        69        67        66        69        70 
dram[9]:        69        70        69        65        67        66        69        70        69        70        68        68        68        68        69        70 
dram[10]:        69        70        69        65        64        66        69        70        69        70        68        68        69        70        69        70 
maximum service time to same row:
dram[0]:    133200    132999    102987    102987    119572    119569    132796    132804    103710    103738    103441    103429    126035    126032    132247    131449 
dram[1]:    133021    132995    102992    102993    119588    119587    132779    132798    103700    103730    103450    103426    126033    126036    132202    132210 
dram[2]:    133011    133000    103000    102989    119555    119586    132780    132811    103702    103718    103432    103454    126032    126043    132198    131722 
dram[3]:    133011    132987    103011    102979    119579    119573    132771    132791    103727    103727    103428    103446    126041    133082    131714    131699 
dram[4]:    132997    133247    103000    102976    119574    119583    132805    133527    103725    103725    103450    103398    126038    126038    131727    131653 
dram[5]:    133199    133000    102994    102993    119583    119573    133511    133182    103719    103741    103460    103440    126039    126031    132213    131458 
dram[6]:    133021    132991    102994    103003    119592    119588    132787    132799    103706    103733    103458    103441    126032    126033    132249    132194 
dram[7]:    133009    132998    103002    102989    119555    119591    132769    132792    103702    103730    103434    103460    126039    126032    132177    131899 
dram[8]:    133012    132985    103001    102980    119582    119581    132779    132806    103727    103735    103437    103452    126038    126048    132237    131709 
dram[9]:    132999    133249    102999    102975    119583    119587    132810    133531    103726    103724    103452    103400    126031    126033    131709    131649 
dram[10]:    133229    133419    102996    102999    119581    119582    133499    133533    103722    103729    103520    103435    126033    126034    132213    131459 
average row accesses per activate:
dram[0]:  7.016077  7.009494  7.293729  7.675862  7.195440  7.213115  7.599315  7.357377  7.449324  7.053628  7.306667  7.070513  8.182796  7.734900  7.912588  8.092198 
dram[1]:  7.074193  7.517007  7.400673  7.551021  7.395973  7.437288  8.101818  7.911661  7.256579  7.276873  7.115756  7.131833  7.765306  7.886598  7.793103  7.954861 
dram[2]:  7.193443  7.096463  7.935252  8.180812  7.582192  7.692307  8.588462  8.467924  7.057508  7.461538  7.864286  7.275410  8.354014  7.910653  7.677966  7.716216 
dram[3]:  7.345638  7.491526  7.942652  7.800000  7.760563  8.043956  8.150735  8.404494  7.523809  7.908127  7.318937  7.216393  8.633963  8.220640  7.629630  8.063829 
dram[4]:  7.327759  7.155340  7.704861  7.466443  7.537671  7.391304  7.724739  7.964539  7.532646  7.667808  7.420876  7.009494  7.876289  7.351438  7.796552  7.826530 
dram[5]:  7.061489  7.118971  7.249180  7.128205  7.257426  7.122581  7.527027  7.748276  7.192183  7.374172  7.377104  7.325658  7.717172  7.596026  7.809689  7.802048 
dram[6]:  7.370370  7.215686  7.402685  7.566553  7.132258  7.233552  8.065454  7.420530  7.199347  7.079365  7.767606  7.419463  7.536424  7.531147  8.021201  8.098940 
dram[7]:  7.459184  7.177993  7.390573  7.464646  7.375415  7.699301  8.624031  8.141818  7.263158  7.250000  8.040000  7.535593  8.098940  8.483395  8.021276  8.248201 
dram[8]:  7.467577  7.370000  8.010870  7.924731  6.993671  8.010909  8.303370  8.265682  7.483108  8.370787  7.651568  7.706294  8.167857  8.403636  7.610738  8.017606 
dram[9]:  7.230263  7.456081  7.875445  7.501684  7.417509  7.264026  7.641379  8.342008  7.343333  7.428571  7.427609  7.452703  7.865517  7.361022  7.975352  7.743243 
dram[10]:  7.061290  7.447812  7.092949  6.968554  6.754601  6.943573  7.479866  7.853147  7.389262  7.227273  7.491467  7.590444  7.930796  7.562500  7.782759  8.141844 
average row locality = 392694/51749 = 7.588437
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1061      1095      1090      1106      1089      1080      1099      1124      1085      1116      1096      1110      1163      1185      1143      1162 
dram[1]:      1073      1090      1078      1100      1084      1074      1108      1119      1086      1114      1115      1120      1163      1175      1140      1171 
dram[2]:      1074      1087      1086      1097      1094      1080      1113      1124      1089      1111      1104      1121      1169      1182      1145      1164 
dram[3]:      1069      1090      1096      1103      1084      1076      1097      1124      1092      1118      1105      1103      1168      1190      1146      1154 
dram[4]:      1071      1091      1099      1105      1081      1090      1097      1126      1072      1119      1106      1117      1172      1181      1140      1180 
dram[5]:      1062      1094      1091      1104      1079      1088      1108      1127      1088      1107      1095      1131      1172      1174      1136      1165 
dram[6]:      1069      1088      1086      1097      1091      1079      1098      1121      1083      1110      1110      1115      1156      1177      1149      1171 
dram[7]:      1073      1098      1075      1097      1100      1082      1105      1119      1088      1113      1115      1127      1172      1179      1141      1172 
dram[8]:      1068      1091      1091      1091      1090      1083      1097      1120      1095      1115      1100      1108      1167      1191      1147      1156 
dram[9]:      1078      1087      1093      1108      1083      1081      1096      1124      1083      1116      1110      1110      1161      1184      1144      1171 
dram[10]:      1069      1092      1093      1096      1082      1095      1109      1126      1082      1106      1099      1128      1172      1179      1136      1176 
total reads: 196072
bank skew: 1191/1061 = 1.12
chip skew: 17856/17800 = 1.00
average mf latency per bank:
dram[0]:       8766      8647      8552      8531      7976      7861      8496      8491      7274      7082      7708      7564      7048      7044      7441      7287
dram[1]:       8975      8868      8465      8416      8003      7965      8461      8422      7117      7011      7809      7680      7099      7051      7337      7247
dram[2]:       9042      8910      8362      8226      7896      8011      8603      8501      7170      7058      7646      7555      7334      7315      7142      7061
dram[3]:       8961      8854      8389      8334      8132      8087      8564      8474      7331      7329      7488      7402      7410      7321      7053      6975
dram[4]:       9084      8995      8211      8127      8169      8137      8451      8241      7537      7313      7383      7288      7370      7240      7188      7107
dram[5]:       9203      9114      8198      8130      8111      8012      8194      8087      7496      7296      7584      7501      7387      7417      7161      6978
dram[6]:       9174      9028      8130      8128      8255      8174      8177      8166      7303      7172      7791      7681      7255      7181      7166      7012
dram[7]:       9357      9202      8190      8122      8091      8184      8391      8354      7122      6993      7823      7676      7158      7060      7036      7010
dram[8]:       9270      9134      8308      8294      8063      8057      8491      8326      7044      6969      7716      7660      7270      7228      7081      7034
dram[9]:       9088      8965      8329      8214      7992      7900      8407      8317      7253      7177      7717      7639      7213      7043      7318      7288
dram[10]:       8922      8778      8340      8321      8012      8014      8413      8283      7227      6995      7879      7819      7043      6955      7387      7225
maximum mf latency per bank:
dram[0]:      39799     39804     39823     39833     39794     39839     39834     39858     39810     39818     39817     39841     39803     39809     39817     39829
dram[1]:      39833     39821     39823     39838     39798     39805     39833     39842     39811     39805     39811     39844     39809     39801     39809     39826
dram[2]:      39828     39816     39816     39818     39794     39790     39838     39828     39817     39803     39811     39827     39831     39805     39815     39838
dram[3]:      39822     39819     39818     39801     39797     39790     39837     39828     39844     39830     39815     39852     39824     39820     39820     39829
dram[4]:      39819     39830     39810     39797     39807     39814     39833     39836     39818     39850     39813     39801     39817     39834     39788     39798
dram[5]:      39817     39817     39819     39793     39806     39830     39806     39823     39835     39836     39812     39829     39819     39815     39804     39799
dram[6]:      39821     39819     39816     39805     39810     39818     39795     39808     39825     39825     39833     39813     39820     39831     39807     39796
dram[7]:      39813     39790     39814     39803     39806     39807     39826     39835     39833     39833     39817     39818     39816     39817     39794     39795
dram[8]:      39799     39814     39819     39840     39795     39810     39830     39825     39821     39844     39818     39811     39805     39797     39809     39809
dram[9]:      39819     39793     39820     39838     39803     39786     39822     39831     39837     39788     39815     39827     39800     39794     39819     39839
dram[10]:      39813     39807     39820     39830     39787     39799     39817     39835     39810     39817     39819     39849     39790     39811     39813     39854
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289434 n_act=4800 n_pre=4784 n_req=35677 n_rd=71492 n_write=40096 bw_util=0.0506
n_activity=427203 dram_eff=0.5224
bk0: 4484a 4371805i bk1: 4480a 4369200i bk2: 4480a 4371802i bk3: 4480a 4369428i bk4: 4480a 4370907i bk5: 4480a 4369772i bk6: 4480a 4371651i bk7: 4480a 4369323i bk8: 4480a 4371544i bk9: 4480a 4368820i bk10: 4384a 4371168i bk11: 4384a 4369085i bk12: 4480a 4370569i bk13: 4480a 4367556i bk14: 4480a 4369722i bk15: 4480a 4367109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.481565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289444 n_act=4742 n_pre=4726 n_req=35686 n_rd=71504 n_write=40190 bw_util=0.05065
n_activity=428906 dram_eff=0.5208
bk0: 4480a 4371046i bk1: 4480a 4369390i bk2: 4480a 4371807i bk3: 4480a 4369835i bk4: 4480a 4371267i bk5: 4480a 4369748i bk6: 4480a 4372330i bk7: 4480a 4370085i bk8: 4480a 4371912i bk9: 4480a 4368956i bk10: 4392a 4370977i bk11: 4392a 4368863i bk12: 4480a 4370639i bk13: 4480a 4367271i bk14: 4480a 4370268i bk15: 4480a 4366919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.478517
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289623 n_act=4621 n_pre=4605 n_req=35716 n_rd=71504 n_write=40253 bw_util=0.05068
n_activity=428145 dram_eff=0.5221
bk0: 4480a 4371599i bk1: 4480a 4369210i bk2: 4480a 4372133i bk3: 4480a 4369759i bk4: 4480a 4371251i bk5: 4480a 4368823i bk6: 4480a 4372422i bk7: 4480a 4369681i bk8: 4480a 4371419i bk9: 4480a 4369027i bk10: 4392a 4371332i bk11: 4392a 4369458i bk12: 4480a 4370805i bk13: 4480a 4367686i bk14: 4480a 4369635i bk15: 4480a 4367087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289862 n_act=4561 n_pre=4545 n_req=35691 n_rd=71504 n_write=40134 bw_util=0.05062
n_activity=426705 dram_eff=0.5233
bk0: 4480a 4372234i bk1: 4480a 4369196i bk2: 4480a 4371460i bk3: 4480a 4369781i bk4: 4480a 4371556i bk5: 4480a 4369842i bk6: 4480a 4372932i bk7: 4480a 4370250i bk8: 4480a 4371412i bk9: 4480a 4369781i bk10: 4392a 4371190i bk11: 4392a 4368840i bk12: 4480a 4370585i bk13: 4480a 4368709i bk14: 4480a 4370100i bk15: 4480a 4367411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.479683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289488 n_act=4738 n_pre=4722 n_req=35725 n_rd=71512 n_write=40146 bw_util=0.05063
n_activity=428483 dram_eff=0.5212
bk0: 4480a 4371983i bk1: 4480a 4370199i bk2: 4480a 4371907i bk3: 4480a 4368757i bk4: 4480a 4370995i bk5: 4480a 4369315i bk6: 4480a 4371935i bk7: 4480a 4369827i bk8: 4480a 4371411i bk9: 4480a 4368257i bk10: 4392a 4371047i bk11: 4392a 4369552i bk12: 4480a 4369498i bk13: 4480a 4366766i bk14: 4484a 4370515i bk15: 4484a 4367484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.483893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289350 n_act=4827 n_pre=4811 n_req=35695 n_rd=71496 n_write=40122 bw_util=0.05061
n_activity=428929 dram_eff=0.5204
bk0: 4480a 4371094i bk1: 4480a 4369294i bk2: 4480a 4372186i bk3: 4480a 4368609i bk4: 4480a 4371370i bk5: 4480a 4368475i bk6: 4480a 4371148i bk7: 4480a 4369421i bk8: 4480a 4371186i bk9: 4480a 4369357i bk10: 4384a 4371306i bk11: 4384a 4370034i bk12: 4480a 4369702i bk13: 4480a 4367691i bk14: 4484a 4370430i bk15: 4484a 4367402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.481685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289467 n_act=4761 n_pre=4745 n_req=35674 n_rd=71496 n_write=40137 bw_util=0.05062
n_activity=428595 dram_eff=0.5209
bk0: 4480a 4371938i bk1: 4480a 4369270i bk2: 4480a 4372642i bk3: 4480a 4369499i bk4: 4480a 4371118i bk5: 4480a 4369418i bk6: 4480a 4372256i bk7: 4480a 4369179i bk8: 4480a 4371377i bk9: 4480a 4368414i bk10: 4384a 4371378i bk11: 4384a 4368981i bk12: 4480a 4370344i bk13: 4480a 4366898i bk14: 4484a 4369889i bk15: 4484a 4368550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289650 n_act=4613 n_pre=4597 n_req=35730 n_rd=71496 n_write=40250 bw_util=0.05067
n_activity=428690 dram_eff=0.5213
bk0: 4480a 4373271i bk1: 4480a 4369706i bk2: 4480a 4372196i bk3: 4480a 4369464i bk4: 4480a 4371035i bk5: 4480a 4369089i bk6: 4480a 4372444i bk7: 4480a 4369588i bk8: 4480a 4371358i bk9: 4480a 4369369i bk10: 4384a 4371875i bk11: 4384a 4369262i bk12: 4480a 4370294i bk13: 4480a 4367557i bk14: 4484a 4369532i bk15: 4484a 4367523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.473699
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289845 n_act=4550 n_pre=4534 n_req=35684 n_rd=71496 n_write=40181 bw_util=0.05064
n_activity=428298 dram_eff=0.5215
bk0: 4480a 4372770i bk1: 4480a 4369379i bk2: 4480a 4372319i bk3: 4480a 4369787i bk4: 4480a 4370606i bk5: 4480a 4369663i bk6: 4480a 4372412i bk7: 4480a 4370099i bk8: 4480a 4371479i bk9: 4480a 4370106i bk10: 4384a 4372123i bk11: 4384a 4369492i bk12: 4480a 4370065i bk13: 4480a 4368928i bk14: 4484a 4369722i bk15: 4484a 4368103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.475439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289515 n_act=4714 n_pre=4698 n_req=35703 n_rd=71496 n_write=40183 bw_util=0.05064
n_activity=429504 dram_eff=0.52
bk0: 4480a 4372050i bk1: 4480a 4369827i bk2: 4480a 4371524i bk3: 4480a 4369821i bk4: 4480a 4371026i bk5: 4480a 4369955i bk6: 4480a 4371810i bk7: 4480a 4370216i bk8: 4480a 4371932i bk9: 4480a 4369354i bk10: 4384a 4371265i bk11: 4384a 4369010i bk12: 4480a 4370655i bk13: 4480a 4367438i bk14: 4484a 4370028i bk15: 4484a 4367657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.48003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4410606 n_nop=4289312 n_act=4823 n_pre=4807 n_req=35713 n_rd=71492 n_write=40172 bw_util=0.05063
n_activity=428579 dram_eff=0.5211
bk0: 4480a 4371852i bk1: 4480a 4369309i bk2: 4480a 4371934i bk3: 4480a 4368678i bk4: 4480a 4370863i bk5: 4480a 4368594i bk6: 4480a 4372008i bk7: 4480a 4369647i bk8: 4480a 4371318i bk9: 4480a 4368805i bk10: 4384a 4371655i bk11: 4384a 4370307i bk12: 4480a 4369650i bk13: 4480a 4367516i bk14: 4484a 4369349i bk15: 4480a 4366695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.482716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17251, Reservation_fails = 12
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 17553, Reservation_fails = 8
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 17247, Reservation_fails = 13
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 17526, Reservation_fails = 10
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 17187, Reservation_fails = 5
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 17481, Reservation_fails = 6
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 17253, Reservation_fails = 12
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 17464, Reservation_fails = 11
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 17353, Reservation_fails = 14
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 17633, Reservation_fails = 5
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17228, Reservation_fails = 9
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 17611, Reservation_fails = 11
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17211, Reservation_fails = 14
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 17515, Reservation_fails = 9
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17244, Reservation_fails = 12
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 17543, Reservation_fails = 11
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17189, Reservation_fails = 9
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 17395, Reservation_fails = 6
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17268, Reservation_fails = 12
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 17604, Reservation_fails = 12
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 17282, Reservation_fails = 11
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 17557, Reservation_fails = 14
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 382595
L2_total_cache_reservation_fails = 226
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 274244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 225
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8654
	minimum = 6
	maximum = 506
Network latency average = 11.706
	minimum = 6
	maximum = 356
Slowest packet = 922991
Flit latency average = 11.695
	minimum = 6
	maximum = 356
Slowest flit = 1965153
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327727
	minimum = 0.0276397 (at node 22)
	maximum = 0.0375591 (at node 29)
Accepted packet rate average = 0.0327727
	minimum = 0.0276397 (at node 22)
	maximum = 0.0375591 (at node 29)
Injected flit rate average = 0.0698217
	minimum = 0.0420417 (at node 22)
	maximum = 0.104429 (at node 41)
Accepted flit rate average= 0.0698217
	minimum = 0.0548123 (at node 46)
	maximum = 0.081949 (at node 6)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6392 (2 samples)
	minimum = 6 (2 samples)
	maximum = 406 (2 samples)
Network latency average = 12.4792 (2 samples)
	minimum = 6 (2 samples)
	maximum = 331 (2 samples)
Flit latency average = 12.2838 (2 samples)
	minimum = 6 (2 samples)
	maximum = 331 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.018563 (2 samples)
	minimum = 0.0157062 (2 samples)
	maximum = 0.0212746 (2 samples)
Accepted packet rate average = 0.018563 (2 samples)
	minimum = 0.0157062 (2 samples)
	maximum = 0.0212746 (2 samples)
Injected flit rate average = 0.0395496 (2 samples)
	minimum = 0.0238147 (2 samples)
	maximum = 0.0591576 (2 samples)
Accepted flit rate average = 0.0395496 (2 samples)
	minimum = 0.0310438 (2 samples)
	maximum = 0.0465204 (2 samples)
Injected packet size average = 2.13056 (2 samples)
Accepted packet size average = 2.13056 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 41 sec (4181 sec)
gpgpu_simulation_rate = 198740 (inst/sec)
gpgpu_simulation_rate = 674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278378
gpu_sim_insn = 415466464
gpu_ipc =    1492.4543
gpu_tot_sim_cycle = 3320141
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     375.4055
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 42731
gpu_stall_icnt2sh    = 1227123
partiton_reqs_in_parallel = 6117624
partiton_reqs_in_parallel_total    = 52220847
partiton_level_parallism =      21.9760
partiton_level_parallism_total  =      17.5711
partiton_reqs_in_parallel_util = 6117624
partiton_reqs_in_parallel_util_total    = 52220847
gpu_sim_cycle_parition_util = 278378
gpu_tot_sim_cycle_parition_util    = 2375313
partiton_level_parallism_util =      21.9760
partiton_level_parallism_util_total  =      21.9839
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.2701 GB/Sec
L2_BW_total  =      39.0680 GB/Sec
gpu_total_sim_rate=217863

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
29449, 37125, 37201, 37063, 37204, 37048, 37199, 29737, 28952, 36490, 36568, 36425, 36565, 36447, 36563, 29269, 28465, 35857, 35959, 35664, 35811, 35669, 35797, 28664, 28186, 35202, 35312, 35009, 35157, 35023, 35144, 28143, 27418, 34273, 34349, 34080, 34200, 34068, 34196, 27390, 27431, 34286, 34376, 33970, 34084, 33953, 34073, 27319, 27136, 33929, 34024, 33742, 33864, 33728, 33884, 27137, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1112179
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 994687
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 112606
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609794	W0_Idle:30661705	W0_Scoreboard:78062024	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 626 
maxdqlatency = 0 
maxmflatency = 39858 
averagemflatency = 2323 
max_icnt2mem_latency = 39587 
max_icnt2sh_latency = 3320140 
mrq_lat_table:368599 	22420 	20863 	45098 	44585 	29014 	21484 	31067 	9375 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972390 	230417 	2210 	48 	13064 	3307 	63020 	79700 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	898538 	217537 	8665 	2365 	75120 	3041 	80 	54 	119 	12968 	3966 	63771 	78290 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	375217 	456120 	193496 	14461 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13696 	27499 	54677 	232832 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1459 	95 	7 	18 	52 	27 	165 	197 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        67        66        65        65        69        70        69        70        68        65        69        69        69        70 
dram[1]:        69        70        65        65        66        65        69        70        69        70        68        65        68        67        69        70 
dram[2]:        69        70        65        65        65        66        69        70        69        70        68        70        68        68        69        70 
dram[3]:        69        70        67        66        64        66        69        70        69        70        68        65        67        70        69        70 
dram[4]:        69        70        69        67        67        64        69        70        69        70        69        65        68        68        68        70 
dram[5]:        69        70        69        66        65        66        69        70        69        70        69        69        69        68        69        70 
dram[6]:        69        70        65        65        66        67        69        70        69        70        68        67        66        67        69        70 
dram[7]:        69        70        65        64        67        66        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        65        65        63        68        69        70        69        70        68        69        67        66        69        70 
dram[9]:        69        70        69        65        67        66        69        70        69        70        68        68        68        68        69        70 
dram[10]:        69        70        69        65        64        66        69        70        69        70        68        68        69        70        69        70 
maximum service time to same row:
dram[0]:    133200    132999    102987    102987    119572    119569    132796    132804    103710    103738    103441    103429    126035    126032    132247    131449 
dram[1]:    133021    132995    102992    102993    119588    119587    132779    132798    103700    103730    103450    103426    126033    126036    132202    132210 
dram[2]:    133011    133000    103000    102989    119555    119586    132780    132811    103702    103718    103432    103454    126032    126043    132198    131722 
dram[3]:    133011    132987    103011    102979    119579    119573    132771    132791    103727    103727    103428    103446    126041    133082    131714    131699 
dram[4]:    132997    133247    103000    102976    119574    119583    132805    133527    103725    103725    103450    103398    126038    126038    131727    131653 
dram[5]:    133199    133000    102994    102993    119583    119573    133511    133182    103719    103741    103460    103440    126039    126031    132213    131458 
dram[6]:    133021    132991    102994    103003    119592    119588    132787    132799    103706    103733    103458    103441    126032    126033    132249    132194 
dram[7]:    133009    132998    103002    102989    119555    119591    132769    132792    103702    103730    103434    103460    126039    126032    132177    131899 
dram[8]:    133012    132985    103001    102980    119582    119581    132779    132806    103727    103735    103437    103452    126038    126048    132237    131709 
dram[9]:    132999    133249    102999    102975    119583    119587    132810    133531    103726    103724    103452    103400    126031    126033    131709    131649 
dram[10]:    133229    133419    102996    102999    119581    119582    133499    133533    103722    103729    103520    103435    126033    126034    132213    131459 
average row accesses per activate:
dram[0]:  7.021232  7.136461  7.569794  7.858490  7.107066  7.241830  7.580135  7.392625  7.317391  7.068607  7.506757  7.182013  8.159145  7.806742  7.789474  7.803653 
dram[1]:  7.545455  7.833333  7.803318  7.875000  7.292308  7.275711  7.917647  7.849885  7.472284  7.676471  7.566591  7.420705  7.889655  7.908676  7.918415  7.898618 
dram[2]:  7.352550  7.385809  8.281407  8.489796  7.536199  7.520362  8.698454  8.546366  7.505568  8.002358  8.101942  7.462222  8.518518  8.174528  8.155875  8.450495 
dram[3]:  7.511364  7.702078  8.293233  7.942857  7.600917  7.907143  8.622108  8.700768  7.917840  8.158274  7.568182  7.385463  8.650754  8.398551  8.299270  8.560302 
dram[4]:  7.417040  7.243478  8.095354  7.893617  7.703016  7.492135  8.261084  8.467662  7.715596  7.822989  7.611872  7.334792  8.502463  7.815315  8.358723  8.161904 
dram[5]:  6.974630  7.132479  7.604598  7.329670  7.311258  7.388027  7.727064  7.809633  7.025000  7.205945  7.601830  7.485588  7.582417  7.604395  7.773455  7.815069 
dram[6]:  7.715618  7.691244  7.971014  8.012048  7.150537  7.192225  8.076923  7.609866  7.353712  7.414847  7.931280  7.389868  7.662192  7.624176  8.170264  7.853211 
dram[7]:  7.633641  7.544018  8.284635  8.041062  7.373894  7.506757  8.842520  8.371922  7.637188  7.802752  8.284654  7.619048  8.293269  8.439024  8.230024  8.568922 
dram[8]:  7.639723  7.551021  8.461538  8.370277  7.128479  7.643021  8.699482  8.627848  7.915493  8.735218  7.942721  7.696552  8.271635  8.371084  8.184652  8.556391 
dram[9]:  7.306843  7.383592  8.068293  7.872642  7.498871  7.268559  8.258620  8.723785  7.724771  7.680995  7.642202  7.555305  8.326877  7.694690  8.322739  8.028169 
dram[10]:  7.031915  7.448661  7.395089  7.143777  6.974790  7.054737  7.871495  8.247573  7.541387  7.368763  7.520362  7.600451  7.988426  7.788764  7.768879  7.862385 
average row locality = 592834/76243 = 7.775586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1626      1667      1628      1652      1639      1644      1678      1728      1686      1720      1689      1710      1755      1794      1724      1738 
dram[1]:      1640      1657      1613      1659      1638      1645      1685      1719      1690      1713      1705      1722      1752      1784      1717      1748 
dram[2]:      1636      1651      1616      1648      1651      1644      1695      1730      1690      1713      1691      1711      1770      1786      1721      1734 
dram[3]:      1625      1655      1629      1656      1634      1641      1674      1722      1693      1722      1683      1706      1763      1797      1731      1727 
dram[4]:      1628      1652      1631      1659      1640      1654      1674      1724      1684      1723      1687      1705      1772      1790      1721      1747 
dram[5]:      1619      1658      1628      1655      1632      1652      1689      1725      1692      1714      1678      1732      1770      1780      1716      1742 
dram[6]:      1630      1658      1620      1645      1645      1650      1680      1714      1688      1716      1703      1711      1745      1789      1726      1743 
dram[7]:      1633      1662      1609      1649      1653      1653      1689      1719      1688      1722      1703      1716      1770      1780      1718      1738 
dram[8]:      1628      1650      1620      1643      1649      1660      1678      1728      1692      1718      1684      1704      1761      1794      1732      1733 
dram[9]:      1630      1650      1628      1658      1642      1649      1673      1731      1688      1715      1688      1703      1759      1798      1723      1739 
dram[10]:      1625      1657      1633      1649      1640      1671      1689      1718      1691      1717      1680      1723      1771      1786      1714      1748 
total reads: 297908
bank skew: 1798/1609 = 1.12
chip skew: 27112/27058 = 1.00
average mf latency per bank:
dram[0]:       5942      5882      5872      5859      5466      5364      5768      5746      4923      4817      5220      5126      4834      4825      5098      5019
dram[1]:       6085      6032      5808      5755      5472      5415      5755      5702      4816      4776      5306      5207      4873      4824      5032      4997
dram[2]:       6141      6063      5755      5640      5406      5462      5843      5748      4857      4800      5194      5143      5016      5009      4906      4877
dram[3]:       6091      6028      5776      5714      5566      5507      5813      5744      4966      4982      5105      5011      5075      5016      4836      4810
dram[4]:       6173      6127      5660      5574      5572      5553      5739      5592      5069      4971      5031      4970      5042      4951      4927      4922
dram[5]:       6246      6204      5638      5581      5544      5469      5571      5491      5067      4946      5153      5099      5056      5069      4909      4812
dram[6]:       6225      6131      5593      5579      5646      5557      5551      5547      4935      4871      5285      5214      4972      4906      4926      4847
dram[7]:       6352      6266      5625      5570      5546      5566      5694      5657      4827      4750      5318      5230      4905      4844      4833      4855
dram[8]:       6289      6224      5726      5680      5510      5473      5760      5627      4784      4744      5243      5194      4982      4960      4856      4845
dram[9]:       6192      6101      5731      5642      5457      5382      5709      5625      4901      4887      5260      5187      4935      4816      5020      5038
dram[10]:       6066      5977      5727      5699      5471      5455      5718      5629      4880      4743      5354      5317      4826      4764      5062      4992
maximum mf latency per bank:
dram[0]:      39799     39804     39823     39833     39794     39839     39834     39858     39810     39818     39817     39841     39803     39809     39817     39829
dram[1]:      39833     39821     39823     39838     39798     39805     39833     39842     39811     39805     39811     39844     39809     39801     39809     39826
dram[2]:      39828     39816     39816     39818     39794     39790     39838     39828     39817     39803     39811     39827     39831     39805     39815     39838
dram[3]:      39822     39819     39818     39801     39797     39790     39837     39828     39844     39830     39815     39852     39824     39820     39820     39829
dram[4]:      39819     39830     39810     39797     39807     39814     39833     39836     39818     39850     39813     39801     39817     39834     39788     39798
dram[5]:      39817     39817     39819     39793     39806     39830     39806     39823     39835     39836     39812     39829     39819     39815     39804     39799
dram[6]:      39821     39819     39816     39805     39810     39818     39795     39808     39825     39825     39833     39813     39820     39831     39807     39796
dram[7]:      39813     39790     39814     39803     39806     39807     39826     39835     39833     39833     39817     39818     39816     39817     39794     39795
dram[8]:      39799     39814     39819     39840     39795     39810     39830     39825     39821     39844     39818     39811     39805     39797     39809     39809
dram[9]:      39819     39793     39820     39838     39803     39786     39822     39831     39837     39788     39815     39827     39800     39794     39819     39839
dram[10]:      39813     39807     39820     39830     39787     39799     39817     39835     39810     39817     39819     39849     39790     39811     39813     39854
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4743821 n_act=7225 n_pre=7209 n_req=53887 n_rd=107236 n_write=62021 bw_util=0.0687
n_activity=667098 dram_eff=0.5074
bk0: 6724a 4867903i bk1: 6720a 4865859i bk2: 6720a 4869402i bk3: 6720a 4866014i bk4: 6720a 4867679i bk5: 6720a 4865502i bk6: 6720a 4868622i bk7: 6720a 4864137i bk8: 6720a 4866836i bk9: 6720a 4863396i bk10: 6576a 4867298i bk11: 6576a 4864605i bk12: 6720a 4867430i bk13: 6720a 4862949i bk14: 6720a 4866428i bk15: 6720a 4863331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744116 n_act=7008 n_pre=6992 n_req=53901 n_rd=107256 n_write=62140 bw_util=0.06876
n_activity=667427 dram_eff=0.5076
bk0: 6720a 4867995i bk1: 6720a 4865588i bk2: 6720a 4869869i bk3: 6720a 4865918i bk4: 6720a 4868236i bk5: 6720a 4866206i bk6: 6720a 4868518i bk7: 6720a 4865682i bk8: 6720a 4867953i bk9: 6720a 4864552i bk10: 6588a 4867503i bk11: 6588a 4864539i bk12: 6720a 4867644i bk13: 6720a 4862585i bk14: 6720a 4867375i bk15: 6720a 4863129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.474335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744667 n_act=6748 n_pre=6732 n_req=53901 n_rd=107256 n_write=62109 bw_util=0.06874
n_activity=666934 dram_eff=0.5079
bk0: 6720a 4868492i bk1: 6720a 4865530i bk2: 6720a 4870649i bk3: 6720a 4867055i bk4: 6720a 4869038i bk5: 6720a 4865234i bk6: 6720a 4869654i bk7: 6720a 4866628i bk8: 6720a 4868206i bk9: 6720a 4864580i bk10: 6588a 4867882i bk11: 6588a 4864565i bk12: 6720a 4866764i bk13: 6720a 4863782i bk14: 6720a 4867769i bk15: 6720a 4864717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.470695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744921 n_act=6686 n_pre=6670 n_req=53872 n_rd=107256 n_write=61979 bw_util=0.06869
n_activity=664640 dram_eff=0.5093
bk0: 6720a 4869903i bk1: 6720a 4866082i bk2: 6720a 4869302i bk3: 6720a 4866367i bk4: 6720a 4868413i bk5: 6720a 4865974i bk6: 6720a 4870060i bk7: 6720a 4865961i bk8: 6720a 4867874i bk9: 6720a 4865009i bk10: 6588a 4867381i bk11: 6588a 4863568i bk12: 6720a 4866349i bk13: 6720a 4864525i bk14: 6720a 4867079i bk15: 6720a 4864349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744528 n_act=6865 n_pre=6849 n_req=53907 n_rd=107264 n_write=62006 bw_util=0.0687
n_activity=665876 dram_eff=0.5084
bk0: 6720a 4868656i bk1: 6720a 4866835i bk2: 6720a 4870306i bk3: 6720a 4866039i bk4: 6720a 4867834i bk5: 6720a 4865824i bk6: 6720a 4868952i bk7: 6720a 4866406i bk8: 6720a 4866973i bk9: 6720a 4862847i bk10: 6588a 4867587i bk11: 6588a 4865054i bk12: 6720a 4866660i bk13: 6720a 4862866i bk14: 6724a 4868468i bk15: 6724a 4864875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.48048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4743806 n_act=7231 n_pre=7215 n_req=53892 n_rd=107240 n_write=62020 bw_util=0.0687
n_activity=668196 dram_eff=0.5066
bk0: 6720a 4867362i bk1: 6720a 4865149i bk2: 6720a 4869559i bk3: 6720a 4865072i bk4: 6720a 4868402i bk5: 6720a 4864945i bk6: 6720a 4867656i bk7: 6720a 4864498i bk8: 6720a 4866109i bk9: 6720a 4864367i bk10: 6576a 4867504i bk11: 6576a 4865842i bk12: 6720a 4865439i bk13: 6720a 4862686i bk14: 6724a 4867369i bk15: 6724a 4864683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.477653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744203 n_act=7029 n_pre=7013 n_req=53873 n_rd=107240 n_write=62027 bw_util=0.0687
n_activity=667782 dram_eff=0.507
bk0: 6720a 4868979i bk1: 6720a 4865867i bk2: 6720a 4870941i bk3: 6720a 4866950i bk4: 6720a 4867822i bk5: 6720a 4866256i bk6: 6720a 4868724i bk7: 6720a 4865109i bk8: 6720a 4867328i bk9: 6720a 4863439i bk10: 6576a 4868058i bk11: 6576a 4864180i bk12: 6720a 4867116i bk13: 6720a 4861941i bk14: 6724a 4867432i bk15: 6724a 4864677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.473079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744758 n_act=6731 n_pre=6715 n_req=53912 n_rd=107240 n_write=62068 bw_util=0.06872
n_activity=666764 dram_eff=0.5078
bk0: 6720a 4871068i bk1: 6720a 4866715i bk2: 6720a 4870272i bk3: 6720a 4867014i bk4: 6720a 4868853i bk5: 6720a 4865886i bk6: 6720a 4869599i bk7: 6720a 4866445i bk8: 6720a 4867910i bk9: 6720a 4864917i bk10: 6576a 4868093i bk11: 6576a 4864758i bk12: 6720a 4867081i bk13: 6720a 4862886i bk14: 6724a 4867149i bk15: 6724a 4864935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.469172
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744855 n_act=6662 n_pre=6646 n_req=53884 n_rd=107240 n_write=62109 bw_util=0.06874
n_activity=665932 dram_eff=0.5086
bk0: 6720a 4870089i bk1: 6720a 4866293i bk2: 6720a 4870289i bk3: 6720a 4866781i bk4: 6720a 4868153i bk5: 6720a 4865892i bk6: 6720a 4868886i bk7: 6720a 4865841i bk8: 6720a 4867864i bk9: 6720a 4865610i bk10: 6576a 4868016i bk11: 6576a 4864736i bk12: 6720a 4865770i bk13: 6720a 4863944i bk14: 6724a 4867120i bk15: 6724a 4865306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.472911
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4744448 n_act=6893 n_pre=6877 n_req=53884 n_rd=107240 n_write=62054 bw_util=0.06871
n_activity=668292 dram_eff=0.5066
bk0: 6720a 4869652i bk1: 6720a 4866781i bk2: 6720a 4870118i bk3: 6720a 4866498i bk4: 6720a 4867918i bk5: 6720a 4865953i bk6: 6720a 4868543i bk7: 6720a 4865869i bk8: 6720a 4868469i bk9: 6720a 4864136i bk10: 6576a 4867477i bk11: 6576a 4864679i bk12: 6720a 4867119i bk13: 6720a 4863415i bk14: 6724a 4867064i bk15: 6724a 4864394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.476772
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4927512 n_nop=4743892 n_act=7166 n_pre=7150 n_req=53921 n_rd=107236 n_write=62068 bw_util=0.06872
n_activity=668134 dram_eff=0.5068
bk0: 6720a 4868543i bk1: 6720a 4866544i bk2: 6720a 4869430i bk3: 6720a 4865594i bk4: 6720a 4867706i bk5: 6720a 4864531i bk6: 6720a 4868959i bk7: 6720a 4865741i bk8: 6720a 4866804i bk9: 6720a 4863418i bk10: 6576a 4868319i bk11: 6576a 4865601i bk12: 6720a 4865986i bk13: 6720a 4863672i bk14: 6724a 4866113i bk15: 6720a 4863354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.479201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25514, Reservation_fails = 13
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 25970, Reservation_fails = 12
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 25542, Reservation_fails = 21
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 25972, Reservation_fails = 16
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 25516, Reservation_fails = 10
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 25908, Reservation_fails = 6
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 25489, Reservation_fails = 15
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 25943, Reservation_fails = 11
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 25615, Reservation_fails = 17
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 26001, Reservation_fails = 9
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25491, Reservation_fails = 11
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 26017, Reservation_fails = 15
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25477, Reservation_fails = 15
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 25921, Reservation_fails = 18
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25531, Reservation_fails = 20
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 25968, Reservation_fails = 15
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25492, Reservation_fails = 12
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 25869, Reservation_fails = 8
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25506, Reservation_fails = 14
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 25979, Reservation_fails = 13
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 25537, Reservation_fails = 14
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 25932, Reservation_fails = 16
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 566190
L2_total_cache_reservation_fails = 301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 437533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 405227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9128
	minimum = 6
	maximum = 462
Network latency average = 11.7318
	minimum = 6
	maximum = 410
Slowest packet = 1836330
Flit latency average = 11.7101
	minimum = 6
	maximum = 410
Slowest flit = 3911057
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327631
	minimum = 0.0281704 (at node 4)
	maximum = 0.037557 (at node 31)
Accepted packet rate average = 0.0327631
	minimum = 0.0281704 (at node 4)
	maximum = 0.037557 (at node 31)
Injected flit rate average = 0.0698012
	minimum = 0.042094 (at node 11)
	maximum = 0.104421 (at node 31)
Accepted flit rate average= 0.0698012
	minimum = 0.0548034 (at node 36)
	maximum = 0.0822482 (at node 13)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0637 (3 samples)
	minimum = 6 (3 samples)
	maximum = 424.667 (3 samples)
Network latency average = 12.2301 (3 samples)
	minimum = 6 (3 samples)
	maximum = 357.333 (3 samples)
Flit latency average = 12.0926 (3 samples)
	minimum = 6 (3 samples)
	maximum = 357.333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0232963 (3 samples)
	minimum = 0.019861 (3 samples)
	maximum = 0.0267021 (3 samples)
Accepted packet rate average = 0.0232963 (3 samples)
	minimum = 0.019861 (3 samples)
	maximum = 0.0267021 (3 samples)
Injected flit rate average = 0.0496335 (3 samples)
	minimum = 0.0299078 (3 samples)
	maximum = 0.0742455 (3 samples)
Accepted flit rate average = 0.0496335 (3 samples)
	minimum = 0.0389637 (3 samples)
	maximum = 0.0584296 (3 samples)
Injected packet size average = 2.13053 (3 samples)
Accepted packet size average = 2.13053 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 21 sec (5721 sec)
gpgpu_simulation_rate = 217863 (inst/sec)
gpgpu_simulation_rate = 580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278241
gpu_sim_insn = 415466464
gpu_ipc =    1493.1892
gpu_tot_sim_cycle = 3820532
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     434.9828
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 49589
gpu_stall_icnt2sh    = 1499566
partiton_reqs_in_parallel = 6114444
partiton_reqs_in_parallel_total    = 58338471
partiton_level_parallism =      21.9754
partiton_level_parallism_total  =      16.8701
partiton_reqs_in_parallel_util = 6114444
partiton_reqs_in_parallel_util_total    = 58338471
gpu_sim_cycle_parition_util = 278241
gpu_tot_sim_cycle_parition_util    = 2653691
partiton_level_parallism_util =      21.9754
partiton_level_parallism_util_total  =      21.9831
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.3465 GB/Sec
L2_BW_total  =      45.2646 GB/Sec
gpu_total_sim_rate=224789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
38942, 49076, 49194, 48990, 49195, 48978, 49182, 39317, 38449, 48460, 48574, 48381, 48565, 48416, 48562, 38850, 37958, 47818, 47960, 47456, 47663, 47463, 47642, 38161, 37750, 47147, 47302, 46779, 46999, 46798, 46981, 37644, 36983, 46214, 46342, 45850, 46036, 45834, 46031, 36875, 36735, 45907, 46037, 45569, 45735, 45548, 45719, 36642, 36439, 45556, 45690, 45358, 45528, 45328, 45546, 36453, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1456465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1338973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 112606
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2135277	W0_Idle:30973783	W0_Scoreboard:80039330	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 626 
maxdqlatency = 0 
maxmflatency = 39858 
averagemflatency = 1793 
max_icnt2mem_latency = 39587 
max_icnt2sh_latency = 3820531 
mrq_lat_table:500960 	31153 	29390 	63590 	62918 	38920 	24261 	32275 	10137 	498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1335127 	322482 	3432 	48 	13064 	3307 	63020 	79700 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1250145 	316512 	12525 	2939 	75768 	3398 	80 	54 	119 	12968 	3966 	63771 	78290 	3972 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	508943 	608094 	250765 	17919 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13696 	27499 	54677 	342400 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2005 	100 	7 	18 	52 	27 	165 	197 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        67        66        65        65        69        70        69        70        68        65        69        69        69        70 
dram[1]:        69        70        65        65        66        65        69        70        69        70        68        65        68        67        69        70 
dram[2]:        69        70        65        65        65        66        69        70        69        70        68        70        68        68        69        70 
dram[3]:        69        70        67        66        64        66        69        70        69        70        68        65        67        70        69        70 
dram[4]:        69        70        69        67        67        64        69        70        69        70        69        65        68        68        69        70 
dram[5]:        69        70        69        66        65        66        69        70        69        70        69        69        69        68        69        70 
dram[6]:        69        70        65        65        66        67        69        70        69        70        68        67        66        67        69        70 
dram[7]:        69        70        65        64        67        66        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        65        65        63        68        69        70        69        70        68        69        67        66        69        70 
dram[9]:        69        70        69        65        67        66        69        70        69        70        68        68        68        68        69        70 
dram[10]:        69        70        69        65        64        66        69        70        69        70        68        68        69        70        69        70 
maximum service time to same row:
dram[0]:    133200    132999    102987    102987    119572    119569    132796    132804    103710    103738    103441    103429    126035    126032    132247    131449 
dram[1]:    133021    132995    102992    102993    119588    119587    132779    132798    103700    103730    103450    103426    126033    126036    132202    132210 
dram[2]:    133011    133000    103000    102989    119555    119586    132780    132811    103702    103718    103432    103454    126032    126043    132198    131722 
dram[3]:    133011    132987    103011    102979    119579    119573    132771    132791    103727    103727    103428    103446    126041    133082    131714    131699 
dram[4]:    132997    133247    103000    102976    119574    119583    132805    133527    103725    103725    103450    103398    126038    126038    131727    131653 
dram[5]:    133199    133000    102994    102993    119583    119573    133511    133182    103719    103741    103460    103440    126039    126031    132213    131458 
dram[6]:    133021    132991    102994    103003    119592    119588    132787    132799    103706    103733    103458    103441    126032    126033    132249    132194 
dram[7]:    133009    132998    103002    102989    119555    119591    132769    132792    103702    103730    103434    103460    126039    126032    132177    131899 
dram[8]:    133012    132985    103001    102980    119582    119581    132779    132806    103727    103735    103437    103452    126038    126048    132237    131709 
dram[9]:    132999    133249    102999    102975    119583    119587    132810    133531    103726    103724    103452    103400    126031    126033    131709    131649 
dram[10]:    133229    133419    102996    102999    119581    119582    133499    133533    103722    103729    103520    103435    126033    126034    132213    131459 
average row accesses per activate:
dram[0]:  6.514620  6.642121  6.776935  7.023401  6.522628  6.442196  6.560117  6.760837  6.551977  6.315642  6.850769  6.282303  7.246446  6.944611  6.986238  6.725291 
dram[1]:  6.998428  7.178914  7.049129  6.813636  6.659193  6.600592  6.919753  6.923313  6.751506  6.914373  6.760606  6.515942  6.939486  6.983384  6.963415  6.957895 
dram[2]:  6.819295  6.942813  7.187097  7.386513  6.783333  6.888889  7.389802  7.426929  6.715569  7.129337  6.965571  6.633136  7.465154  7.200000  7.161442  7.251968 
dram[3]:  7.063391  7.160828  7.443333  7.126582  6.909938  7.064976  7.372937  7.330632  7.000000  7.332253  6.667166  6.652303  7.609917  7.398724  7.209779  7.232705 
dram[4]:  6.820552  6.710015  7.180064  7.125198  6.928571  6.775758  7.130991  7.430213  6.855828  7.150079  6.798780  6.481214  7.349282  6.898960  7.123437  7.079632 
dram[5]:  6.549337  6.728358  6.794833  6.628319  6.593195  6.657228  6.859327  6.890411  6.416069  6.452075  6.832565  6.531884  6.733918  6.764620  6.906061  6.759883 
dram[6]:  7.121600  7.070643  7.000000  7.083596  6.676119  6.535871  7.044025  6.878049  6.571219  6.804217  7.080824  6.437590  6.888554  6.654676  7.102485  6.748905 
dram[7]:  6.933022  7.045383  7.377077  6.961240  6.654762  6.763994  7.729311  7.481788  6.828006  7.127559  7.297873  6.585044  7.311606  7.384984  7.306709  7.390400 
dram[8]:  7.181964  6.906298  7.442404  7.220612  6.493450  6.920930  7.505863  7.463696  6.990654  7.746575  6.802752  6.836391  7.142857  7.222395  7.110592  7.321145 
dram[9]:  6.807633  6.868502  7.241491  6.982919  6.735650  6.545455  7.181672  7.416393  6.856269  7.197452  6.748485  6.640950  7.278923  6.962519  7.110765  7.015221 
dram[10]:  6.567847  6.793364  6.607090  6.616519  6.503650  6.313643  6.961180  7.187898  6.659226  6.675037  6.831029  6.520290  6.822485  6.901639  6.817638  6.913174 
average row locality = 794102/114619 = 6.928188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2215      2270      2226      2262      2228      2218      2234      2283      2235      2282      2261      2281      2347      2399      2329      2387 
dram[1]:      2211      2254      2208      2257      2215      2222      2244      2274      2243      2282      2266      2300      2347      2383      2328      2387 
dram[2]:      2213      2252      2216      2251      2237      2224      2253      2283      2246      2280      2255      2288      2366      2404      2329      2365 
dram[3]:      2217      2257      2226      2264      2210      2218      2228      2283      2254      2284      2251      2281      2364      2399      2331      2360 
dram[4]:      2207      2249      2226      2256      2222      2232      2224      2285      2230      2286      2264      2289      2368      2403      2318      2382 
dram[5]:      2207      2268      2231      2254      2217      2227      2246      2287      2232      2270      2256      2315      2366      2387      2317      2376 
dram[6]:      2211      2264      2212      2251      2233      2224      2240      2272      2235      2278      2276      2295      2334      2385      2333      2382 
dram[7]:      2211      2262      2201      2250      2232      2231      2243      2279      2246      2286      2267      2299      2359      2383      2333      2378 
dram[8]:      2220      2256      2218      2244      2221      2224      2241      2283      2248      2284      2257      2279      2360      2404      2324      2364 
dram[9]:      2219      2252      2228      2257      2219      2224      2227      2284      2244      2280      2262      2284      2353      2404      2317      2368 
dram[10]:      2213      2264      2233      2246      2215      2249      2243      2274      2235      2279      2255      2307      2372      2391      2320      2378 
total reads: 400872
bank skew: 2404/2201 = 1.09
chip skew: 36474/36421 = 1.00
average mf latency per bank:
dram[0]:       4528      4483      4468      4456      4179      4118      4446      4447      3820      3740      4023      3960      3734      3729      3918      3827
dram[1]:       4655      4597      4419      4393      4193      4155      4436      4412      3737      3702      4101      4018      3761      3730      3862      3821
dram[2]:       4690      4615      4377      4298      4139      4186      4506      4453      3766      3723      4010      3968      3871      3854      3772      3735
dram[3]:       4634      4589      4399      4351      4263      4222      4481      4438      3844      3865      3938      3870      3909      3875      3728      3682
dram[4]:       4710      4666      4314      4258      4265      4258      4429      4326      3933      3856      3877      3830      3891      3817      3795      3769
dram[5]:       4751      4712      4290      4261      4238      4198      4301      4249      3937      3841      3965      3935      3902      3907      3778      3687
dram[6]:       4747      4662      4265      4251      4314      4264      4281      4291      3831      3780      4075      4015      3838      3796      3787      3709
dram[7]:       4845      4771      4285      4248      4250      4268      4397      4373      3742      3689      4107      4028      3794      3741      3711      3713
dram[8]:       4783      4729      4357      4329      4229      4214      4434      4359      3711      3682      4038      4006      3841      3826      3749      3711
dram[9]:       4715      4641      4361      4307      4183      4131      4403      4360      3799      3789      4052      3995      3809      3722      3868      3858
dram[10]:       4621      4547      4360      4349      4195      4191      4415      4357      3793      3684      4118      4095      3725      3682      3888      3825
maximum mf latency per bank:
dram[0]:      39799     39804     39823     39833     39794     39839     39834     39858     39810     39818     39817     39841     39803     39809     39817     39829
dram[1]:      39833     39821     39823     39838     39798     39805     39833     39842     39811     39805     39811     39844     39809     39801     39809     39826
dram[2]:      39828     39816     39816     39818     39794     39790     39838     39828     39817     39803     39811     39827     39831     39805     39815     39838
dram[3]:      39822     39819     39818     39801     39797     39790     39837     39828     39844     39830     39815     39852     39824     39820     39820     39829
dram[4]:      39819     39830     39810     39797     39807     39814     39833     39836     39818     39850     39813     39801     39817     39834     39788     39798
dram[5]:      39817     39817     39819     39793     39806     39830     39806     39823     39835     39836     39812     39829     39819     39815     39804     39799
dram[6]:      39821     39819     39816     39805     39810     39818     39795     39808     39825     39825     39833     39813     39820     39831     39807     39796
dram[7]:      39813     39790     39814     39803     39806     39807     39826     39835     39833     39833     39817     39818     39816     39817     39794     39795
dram[8]:      39799     39814     39819     39840     39795     39810     39830     39825     39821     39844     39818     39811     39805     39797     39809     39809
dram[9]:      39819     39793     39820     39838     39803     39786     39822     39831     39837     39788     39815     39827     39800     39794     39819     39839
dram[10]:      39813     39807     39820     39830     39787     39799     39817     39835     39810     39817     39819     39849     39790     39811     39813     39854
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5195544 n_act=10796 n_pre=10780 n_req=72202 n_rd=142980 n_write=84063 bw_util=0.08341
n_activity=907866 dram_eff=0.5002
bk0: 8964a 5361840i bk1: 8960a 5359029i bk2: 8960a 5362917i bk3: 8960a 5358690i bk4: 8960a 5361971i bk5: 8960a 5358853i bk6: 8960a 5363931i bk7: 8960a 5358699i bk8: 8960a 5361548i bk9: 8960a 5357092i bk10: 8768a 5362203i bk11: 8768a 5358204i bk12: 8960a 5361511i bk13: 8960a 5356167i bk14: 8960a 5359478i bk15: 8960a 5354395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196061 n_act=10510 n_pre=10494 n_req=72173 n_rd=143008 n_write=84090 bw_util=0.08343
n_activity=907339 dram_eff=0.5006
bk0: 8960a 5362911i bk1: 8960a 5359506i bk2: 8960a 5364137i bk3: 8960a 5359347i bk4: 8960a 5362965i bk5: 8960a 5360475i bk6: 8960a 5364081i bk7: 8960a 5359861i bk8: 8960a 5362961i bk9: 8960a 5359234i bk10: 8784a 5362328i bk11: 8784a 5358607i bk12: 8960a 5361366i bk13: 8960a 5356009i bk14: 8960a 5360090i bk15: 8960a 5354711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487503
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196570 n_act=10205 n_pre=10189 n_req=72214 n_rd=143008 n_write=84191 bw_util=0.08347
n_activity=908378 dram_eff=0.5002
bk0: 8960a 5362529i bk1: 8960a 5358883i bk2: 8960a 5364878i bk3: 8960a 5360818i bk4: 8960a 5362875i bk5: 8960a 5359261i bk6: 8960a 5364836i bk7: 8960a 5361401i bk8: 8960a 5362797i bk9: 8960a 5358516i bk10: 8784a 5362751i bk11: 8784a 5358053i bk12: 8960a 5361154i bk13: 8960a 5357351i bk14: 8960a 5360760i bk15: 8960a 5356955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5197021 n_act=10090 n_pre=10074 n_req=72179 n_rd=143008 n_write=83970 bw_util=0.08338
n_activity=905409 dram_eff=0.5014
bk0: 8960a 5364329i bk1: 8960a 5359872i bk2: 8960a 5364257i bk3: 8960a 5360405i bk4: 8960a 5362988i bk5: 8960a 5359789i bk6: 8960a 5364805i bk7: 8960a 5359956i bk8: 8960a 5362179i bk9: 8960a 5360357i bk10: 8784a 5361851i bk11: 8784a 5357660i bk12: 8960a 5360605i bk13: 8960a 5358395i bk14: 8960a 5360009i bk15: 8960a 5355953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.491868
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196433 n_act=10339 n_pre=10323 n_req=72195 n_rd=143016 n_write=84052 bw_util=0.08342
n_activity=906150 dram_eff=0.5012
bk0: 8960a 5363637i bk1: 8960a 5360825i bk2: 8960a 5364497i bk3: 8960a 5359872i bk4: 8960a 5362441i bk5: 8960a 5359574i bk6: 8960a 5364376i bk7: 8960a 5361355i bk8: 8960a 5361909i bk9: 8960a 5357760i bk10: 8784a 5361594i bk11: 8784a 5358631i bk12: 8960a 5360393i bk13: 8960a 5356003i bk14: 8964a 5361706i bk15: 8964a 5357119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494225
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5195528 n_act=10791 n_pre=10775 n_req=72202 n_rd=142984 n_write=84085 bw_util=0.08342
n_activity=908509 dram_eff=0.4999
bk0: 8960a 5361743i bk1: 8960a 5358887i bk2: 8960a 5364026i bk3: 8960a 5358450i bk4: 8960a 5362650i bk5: 8960a 5358422i bk6: 8960a 5362934i bk7: 8960a 5358866i bk8: 8960a 5360900i bk9: 8960a 5358064i bk10: 8768a 5362723i bk11: 8768a 5358849i bk12: 8960a 5359013i bk13: 8960a 5355714i bk14: 8964a 5360881i bk15: 8964a 5356417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196033 n_act=10538 n_pre=10522 n_req=72171 n_rd=142984 n_write=84086 bw_util=0.08342
n_activity=907953 dram_eff=0.5002
bk0: 8960a 5364074i bk1: 8960a 5359295i bk2: 8960a 5364778i bk3: 8960a 5360832i bk4: 8960a 5362863i bk5: 8960a 5360091i bk6: 8960a 5363295i bk7: 8960a 5359547i bk8: 8960a 5362503i bk9: 8960a 5357841i bk10: 8768a 5362890i bk11: 8768a 5357298i bk12: 8960a 5360879i bk13: 8960a 5354055i bk14: 8964a 5360494i bk15: 8964a 5356312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486324
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196788 n_act=10136 n_pre=10120 n_req=72206 n_rd=142984 n_write=84135 bw_util=0.08344
n_activity=907300 dram_eff=0.5006
bk0: 8960a 5365572i bk1: 8960a 5360434i bk2: 8960a 5364961i bk3: 8960a 5360412i bk4: 8960a 5363022i bk5: 8960a 5359669i bk6: 8960a 5365141i bk7: 8960a 5360919i bk8: 8960a 5362843i bk9: 8960a 5359533i bk10: 8768a 5363029i bk11: 8768a 5358082i bk12: 8960a 5360345i bk13: 8960a 5355754i bk14: 8964a 5359926i bk15: 8964a 5357003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.485865
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196826 n_act=10119 n_pre=10103 n_req=72173 n_rd=142984 n_write=84131 bw_util=0.08343
n_activity=907087 dram_eff=0.5008
bk0: 8960a 5364900i bk1: 8960a 5359694i bk2: 8960a 5364794i bk3: 8960a 5360274i bk4: 8960a 5362525i bk5: 8960a 5360155i bk6: 8960a 5364090i bk7: 8960a 5360392i bk8: 8960a 5362278i bk9: 8960a 5360653i bk10: 8768a 5362408i bk11: 8768a 5359540i bk12: 8960a 5359219i bk13: 8960a 5356858i bk14: 8964a 5360022i bk15: 8964a 5358054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486128
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5196426 n_act=10358 n_pre=10342 n_req=72168 n_rd=142984 n_write=84053 bw_util=0.08341
n_activity=908518 dram_eff=0.4998
bk0: 8960a 5363708i bk1: 8960a 5360258i bk2: 8960a 5364761i bk3: 8960a 5359702i bk4: 8960a 5361807i bk5: 8960a 5359827i bk6: 8960a 5363614i bk7: 8960a 5359970i bk8: 8960a 5363703i bk9: 8960a 5358987i bk10: 8768a 5361441i bk11: 8768a 5358687i bk12: 8960a 5361318i bk13: 8960a 5357306i bk14: 8964a 5360714i bk15: 8964a 5356879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490733
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5444163 n_nop=5195593 n_act=10738 n_pre=10722 n_req=72219 n_rd=142980 n_write=84130 bw_util=0.08343
n_activity=907875 dram_eff=0.5003
bk0: 8960a 5362988i bk1: 8960a 5360195i bk2: 8960a 5363445i bk3: 8960a 5359299i bk4: 8960a 5362717i bk5: 8960a 5357942i bk6: 8960a 5364059i bk7: 8960a 5359404i bk8: 8960a 5361289i bk9: 8960a 5357304i bk10: 8768a 5363035i bk11: 8768a 5358063i bk12: 8960a 5359914i bk13: 8960a 5356734i bk14: 8964a 5358886i bk15: 8960a 5355045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34136, Reservation_fails = 17
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 34651, Reservation_fails = 20
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 34080, Reservation_fails = 25
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 34660, Reservation_fails = 22
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 34110, Reservation_fails = 20
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 34612, Reservation_fails = 10
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 34114, Reservation_fails = 26
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 34613, Reservation_fails = 22
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 34167, Reservation_fails = 23
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 34713, Reservation_fails = 25
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34124, Reservation_fails = 21
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 34764, Reservation_fails = 21
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34056, Reservation_fails = 21
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 34566, Reservation_fails = 27
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34092, Reservation_fails = 29
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 34651, Reservation_fails = 25
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34120, Reservation_fails = 21
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 34572, Reservation_fails = 17
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34110, Reservation_fails = 20
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 34614, Reservation_fails = 18
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 34132, Reservation_fails = 18
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 34685, Reservation_fails = 24
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 756342
L2_total_cache_reservation_fails = 472
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 582829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 215124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 459
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9134
	minimum = 6
	maximum = 390
Network latency average = 11.6683
	minimum = 6
	maximum = 338
Slowest packet = 2747882
Flit latency average = 11.6324
	minimum = 6
	maximum = 338
Slowest flit = 5853138
Fragmentation average = 6.35931e-05
	minimum = 0
	maximum = 58
Injected packet rate average = 0.0327792
	minimum = 0.0281771 (at node 11)
	maximum = 0.0375665 (at node 29)
Accepted packet rate average = 0.0327792
	minimum = 0.0281771 (at node 11)
	maximum = 0.0375665 (at node 29)
Injected flit rate average = 0.0698355
	minimum = 0.0424166 (at node 21)
	maximum = 0.104449 (at node 41)
Accepted flit rate average= 0.0698355
	minimum = 0.0548232 (at node 46)
	maximum = 0.0822671 (at node 10)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7762 (4 samples)
	minimum = 6 (4 samples)
	maximum = 416 (4 samples)
Network latency average = 12.0896 (4 samples)
	minimum = 6 (4 samples)
	maximum = 352.5 (4 samples)
Flit latency average = 11.9775 (4 samples)
	minimum = 6 (4 samples)
	maximum = 352.5 (4 samples)
Fragmentation average = 1.58983e-05 (4 samples)
	minimum = 0 (4 samples)
	maximum = 14.5 (4 samples)
Injected packet rate average = 0.0256671 (4 samples)
	minimum = 0.02194 (4 samples)
	maximum = 0.0294182 (4 samples)
Accepted packet rate average = 0.0256671 (4 samples)
	minimum = 0.02194 (4 samples)
	maximum = 0.0294182 (4 samples)
Injected flit rate average = 0.054684 (4 samples)
	minimum = 0.033035 (4 samples)
	maximum = 0.0817965 (4 samples)
Accepted flit rate average = 0.054684 (4 samples)
	minimum = 0.0429286 (4 samples)
	maximum = 0.064389 (4 samples)
Injected packet size average = 2.13051 (4 samples)
Accepted packet size average = 2.13051 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 13 sec (7393 sec)
gpgpu_simulation_rate = 224789 (inst/sec)
gpgpu_simulation_rate = 516 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 64560 Tlb_hit: 55821 Tlb_miss: 8739 Tlb_hit_rate: 0.864638
Shader1: Tlb_access: 65740 Tlb_hit: 57198 Tlb_miss: 8542 Tlb_hit_rate: 0.870064
Shader2: Tlb_access: 65956 Tlb_hit: 57468 Tlb_miss: 8488 Tlb_hit_rate: 0.871308
Shader3: Tlb_access: 65720 Tlb_hit: 57389 Tlb_miss: 8331 Tlb_hit_rate: 0.873235
Shader4: Tlb_access: 63608 Tlb_hit: 54829 Tlb_miss: 8779 Tlb_hit_rate: 0.861983
Shader5: Tlb_access: 64004 Tlb_hit: 55889 Tlb_miss: 8115 Tlb_hit_rate: 0.873211
Shader6: Tlb_access: 66684 Tlb_hit: 58422 Tlb_miss: 8262 Tlb_hit_rate: 0.876102
Shader7: Tlb_access: 65692 Tlb_hit: 57344 Tlb_miss: 8348 Tlb_hit_rate: 0.872922
Shader8: Tlb_access: 65584 Tlb_hit: 56910 Tlb_miss: 8674 Tlb_hit_rate: 0.867742
Shader9: Tlb_access: 64564 Tlb_hit: 55794 Tlb_miss: 8770 Tlb_hit_rate: 0.864166
Shader10: Tlb_access: 66332 Tlb_hit: 58364 Tlb_miss: 7968 Tlb_hit_rate: 0.879877
Shader11: Tlb_access: 64196 Tlb_hit: 55868 Tlb_miss: 8328 Tlb_hit_rate: 0.870272
Shader12: Tlb_access: 66064 Tlb_hit: 57746 Tlb_miss: 8318 Tlb_hit_rate: 0.874092
Shader13: Tlb_access: 66328 Tlb_hit: 57588 Tlb_miss: 8740 Tlb_hit_rate: 0.868231
Shader14: Tlb_access: 65376 Tlb_hit: 56867 Tlb_miss: 8509 Tlb_hit_rate: 0.869845
Shader15: Tlb_access: 64940 Tlb_hit: 57008 Tlb_miss: 7932 Tlb_hit_rate: 0.877856
Shader16: Tlb_access: 65524 Tlb_hit: 57035 Tlb_miss: 8489 Tlb_hit_rate: 0.870444
Shader17: Tlb_access: 64724 Tlb_hit: 56086 Tlb_miss: 8638 Tlb_hit_rate: 0.866541
Shader18: Tlb_access: 64392 Tlb_hit: 56048 Tlb_miss: 8344 Tlb_hit_rate: 0.870419
Shader19: Tlb_access: 64576 Tlb_hit: 55895 Tlb_miss: 8681 Tlb_hit_rate: 0.865569
Shader20: Tlb_access: 65096 Tlb_hit: 56549 Tlb_miss: 8547 Tlb_hit_rate: 0.868702
Shader21: Tlb_access: 65980 Tlb_hit: 57317 Tlb_miss: 8663 Tlb_hit_rate: 0.868703
Shader22: Tlb_access: 64172 Tlb_hit: 55271 Tlb_miss: 8901 Tlb_hit_rate: 0.861295
Shader23: Tlb_access: 64760 Tlb_hit: 56252 Tlb_miss: 8508 Tlb_hit_rate: 0.868623
Shader24: Tlb_access: 65320 Tlb_hit: 56681 Tlb_miss: 8639 Tlb_hit_rate: 0.867743
Shader25: Tlb_access: 64904 Tlb_hit: 56649 Tlb_miss: 8255 Tlb_hit_rate: 0.872812
Shader26: Tlb_access: 64368 Tlb_hit: 55723 Tlb_miss: 8645 Tlb_hit_rate: 0.865694
Shader27: Tlb_access: 64932 Tlb_hit: 56374 Tlb_miss: 8558 Tlb_hit_rate: 0.868201
Tlb_tot_access: 1824096 Tlb_tot_hit: 1586385, Tlb_tot_miss: 237711, Tlb_tot_hit_rate: 0.869683
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:8739 Page_hit: 2789 Page_miss: 5950 Page_hit_rate: 0.319144
Shader1: Page_table_access:8542 Page_hit: 2784 Page_miss: 5758 Page_hit_rate: 0.325919
Shader2: Page_table_access:8488 Page_hit: 2638 Page_miss: 5850 Page_hit_rate: 0.310792
Shader3: Page_table_access:8331 Page_hit: 2707 Page_miss: 5624 Page_hit_rate: 0.324931
Shader4: Page_table_access:8779 Page_hit: 2631 Page_miss: 6148 Page_hit_rate: 0.299692
Shader5: Page_table_access:8115 Page_hit: 2623 Page_miss: 5492 Page_hit_rate: 0.323229
Shader6: Page_table_access:8262 Page_hit: 2468 Page_miss: 5794 Page_hit_rate: 0.298717
Shader7: Page_table_access:8348 Page_hit: 2724 Page_miss: 5624 Page_hit_rate: 0.326306
Shader8: Page_table_access:8674 Page_hit: 2662 Page_miss: 6012 Page_hit_rate: 0.306894
Shader9: Page_table_access:8770 Page_hit: 2664 Page_miss: 6106 Page_hit_rate: 0.303763
Shader10: Page_table_access:7968 Page_hit: 2494 Page_miss: 5474 Page_hit_rate: 0.313002
Shader11: Page_table_access:8328 Page_hit: 2424 Page_miss: 5904 Page_hit_rate: 0.291066
Shader12: Page_table_access:8318 Page_hit: 2538 Page_miss: 5780 Page_hit_rate: 0.305121
Shader13: Page_table_access:8740 Page_hit: 2586 Page_miss: 6154 Page_hit_rate: 0.295881
Shader14: Page_table_access:8509 Page_hit: 2455 Page_miss: 6054 Page_hit_rate: 0.288518
Shader15: Page_table_access:7932 Page_hit: 2472 Page_miss: 5460 Page_hit_rate: 0.311649
Shader16: Page_table_access:8489 Page_hit: 2685 Page_miss: 5804 Page_hit_rate: 0.316292
Shader17: Page_table_access:8638 Page_hit: 2792 Page_miss: 5846 Page_hit_rate: 0.323223
Shader18: Page_table_access:8344 Page_hit: 2558 Page_miss: 5786 Page_hit_rate: 0.306568
Shader19: Page_table_access:8681 Page_hit: 2641 Page_miss: 6040 Page_hit_rate: 0.304228
Shader20: Page_table_access:8547 Page_hit: 2763 Page_miss: 5784 Page_hit_rate: 0.323271
Shader21: Page_table_access:8663 Page_hit: 2681 Page_miss: 5982 Page_hit_rate: 0.309477
Shader22: Page_table_access:8901 Page_hit: 2799 Page_miss: 6102 Page_hit_rate: 0.314459
Shader23: Page_table_access:8508 Page_hit: 2854 Page_miss: 5654 Page_hit_rate: 0.335449
Shader24: Page_table_access:8639 Page_hit: 2961 Page_miss: 5678 Page_hit_rate: 0.342748
Shader25: Page_table_access:8255 Page_hit: 2801 Page_miss: 5454 Page_hit_rate: 0.339310
Shader26: Page_table_access:8645 Page_hit: 2791 Page_miss: 5854 Page_hit_rate: 0.322846
Shader27: Page_table_access:8558 Page_hit: 2564 Page_miss: 5994 Page_hit_rate: 0.299603
Page_table_tot_access: 237711 Page_tot_hit: 74549, Page_tot_miss 163162, Page_tot_hit_rate: 0.313612 Page_tot_fault: 192 Page_tot_pending: 162970
Total_memory_access_page_fault: 192, Average_latency: 1264920.750000
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.521621
[0-25]: 0.171099, [26-50]: 0.075424, [51-75]: 0.753476, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2319167 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1415.946655)
F:   223848----T:   230260 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   230260----T:   234072 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   234072----T:   238713 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238713----T:   244228 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   244228----T:   247314 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   247314----T:   254636 	 St: c0023000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   254636----T:   257241 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257241----T:   265481 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   265481----T:   268086 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   268086----T:   276326 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   276326----T:   278931 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278931----T:   287171 	 St: c0821000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   287171----T:   289776 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289776----T:   298016 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   298016----T:   301102 	 St: c0410000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   301102----T:   308424 	 St: c0413000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   308424----T:   311029 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311029----T:   319269 	 St: c0421000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   320564----T:   323169 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323169----T:   331409 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   331786----T:   334391 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   334391----T:   342631 	 St: c0831000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   342631----T:   345717 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   345717----T:   353039 	 St: c0043000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   353039----T:   355644 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355644----T:   363884 	 St: c0841000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   363884----T:   366489 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366489----T:   374729 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   374729----T:   377334 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377334----T:   385574 	 St: c0441000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   386565----T:   389651 	 St: c0050000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   389651----T:   396973 	 St: c0053000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   396973----T:   399578 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   399578----T:   407818 	 St: c0061000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   407818----T:   410423 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410423----T:   418663 	 St: c0851000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   418663----T:   421268 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421268----T:   429508 	 St: c0861000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   429508----T:   432594 	 St: c0450000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   432594----T:   439916 	 St: c0453000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   440802----T:   443888 	 St: c0070000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   443888----T:   451210 	 St: c0073000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   451210----T:   456725 	 St: c0460000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   456725----T:   461366 	 St: c0469000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   461366----T:   463971 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463971----T:   472211 	 St: c0871000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   472598----T:   475684 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   475684----T:   483006 	 St: c0083000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   483006----T:   485611 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   485611----T:   493851 	 St: c0091000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   493851----T:   496456 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   496456----T:   504696 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   504696----T:   507301 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507301----T:   515541 	 St: c0881000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   515541----T:   518146 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   518146----T:   526386 	 St: c0891000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   526386----T:   528991 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528991----T:   537231 	 St: c0481000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   538154----T:   541240 	 St: c00a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   541240----T:   548562 	 St: c00a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   548562----T:   551167 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551167----T:   559407 	 St: c0491000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   559407----T:   562012 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   562012----T:   570252 	 St: c08a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   570920----T:   574006 	 St: c00b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   574006----T:   581328 	 St: c00b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   581328----T:   583933 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583933----T:   592173 	 St: c00c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   592173----T:   595259 	 St: c04a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   595259----T:   602581 	 St: c04a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   602581----T:   605186 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605186----T:   613426 	 St: c08b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   613426----T:   616031 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616031----T:   624271 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   624271----T:   626876 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626876----T:   635116 	 St: c04b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   636024----T:   639110 	 St: c00d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   639110----T:   646432 	 St: c00d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   646432----T:   651947 	 St: c04c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   651947----T:   656588 	 St: c04c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   656588----T:   659193 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   659193----T:   667433 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   667946----T:   671032 	 St: c00e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   671032----T:   678354 	 St: c00e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   678354----T:   680959 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   680959----T:   689199 	 St: c00f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   689199----T:   691804 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691804----T:   700044 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   700044----T:   702649 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702649----T:   710889 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   710889----T:   713494 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713494----T:   721734 	 St: c08f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   721734----T:   724339 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   724339----T:   732579 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   733475----T:   736561 	 St: c0100000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   736561----T:   743883 	 St: c0103000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   743883----T:   749398 	 St: c04f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   749398----T:   754039 	 St: c04f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   754039----T:   756644 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   756644----T:   764884 	 St: c0901000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   765552----T:   768638 	 St: c0110000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   768638----T:   775960 	 St: c0113000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   775960----T:   778565 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778565----T:   786805 	 St: c0121000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   786805----T:   789410 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   789410----T:   797650 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   797650----T:   800255 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   800255----T:   808495 	 St: c0911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   808495----T:   811100 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811100----T:   819340 	 St: c0921000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   819340----T:   821945 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821945----T:   830185 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   831435----T:   834521 	 St: c0130000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   834521----T:   841843 	 St: c0133000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   841843----T:   844929 	 St: c0520000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   844929----T:   852251 	 St: c0523000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   852251----T:   854856 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   854856----T:   863096 	 St: c0931000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   863764----T:   866850 	 St: c0140000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866850----T:   874172 	 St: c0143000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874172----T:   876777 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876777----T:   885017 	 St: c0151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   885017----T:   887622 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887622----T:   895862 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895862----T:   898467 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898467----T:   906707 	 St: c0941000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   906707----T:   909312 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909312----T:   917552 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   917552----T:   920157 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   920157----T:   928397 	 St: c0541000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   929600----T:   932686 	 St: c0160000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   932686----T:   940008 	 St: c0163000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   940008----T:   942613 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942613----T:   950853 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   950853----T:   953458 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   953458----T:   961698 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   962368----T:   965454 	 St: c0170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   965454----T:   972776 	 St: c0173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   972776----T:   975381 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975381----T:   983621 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   983621----T:   986226 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986226----T:   994466 	 St: c0561000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   994466----T:   997071 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997071----T:  1005311 	 St: c0971000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1005311----T:  1007916 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007916----T:  1016156 	 St: c0981000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1016156----T:  1018761 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018761----T:  1027001 	 St: c0571000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1028165----T:  1031251 	 St: c0190000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1031251----T:  1038573 	 St: c0193000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1038573----T:  1041178 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041178----T:  1049418 	 St: c0581000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1049418----T:  1052023 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1052023----T:  1060263 	 St: c0991000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1060929----T:  1064015 	 St: c01a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1064015----T:  1071337 	 St: c01a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1071337----T:  1073942 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1073942----T:  1082182 	 St: c01b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1082182----T:  1084787 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084787----T:  1093027 	 St: c0591000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1093027----T:  1095632 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095632----T:  1103872 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1103872----T:  1106477 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106477----T:  1114717 	 St: c09b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1114717----T:  1117322 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1117322----T:  1125562 	 St: c05a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1126623----T:  1129709 	 St: c01c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1129709----T:  1137031 	 St: c01c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1137031----T:  1142546 	 St: c05b0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1142546----T:  1147187 	 St: c05b9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1147187----T:  1149792 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1149792----T:  1158032 	 St: c09c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1158700----T:  1161786 	 St: c01d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1161786----T:  1169108 	 St: c01d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1169108----T:  1171713 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171713----T:  1179953 	 St: c01e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1179953----T:  1182558 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182558----T:  1190798 	 St: c05c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1190798----T:  1193403 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193403----T:  1201643 	 St: c09d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1201643----T:  1204248 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204248----T:  1212488 	 St: c09e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1212488----T:  1215093 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1215093----T:  1223333 	 St: c05d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1224443----T:  1227529 	 St: c01f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1227529----T:  1234851 	 St: c01f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1234851----T:  1240366 	 St: c05e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1240366----T:  1245007 	 St: c05e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1245007----T:  1247612 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247612----T:  1255852 	 St: c09f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1256518----T:  1259604 	 St: c0200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1259604----T:  1266926 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1266926----T:  1269531 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1269531----T:  1277771 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1277771----T:  1280376 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1280376----T:  1288616 	 St: c05f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1288616----T:  1291221 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291221----T:  1299461 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1299461----T:  1302066 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302066----T:  1310306 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1310306----T:  1312911 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1312911----T:  1321151 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1322055----T:  1325141 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1325141----T:  1332463 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1332463----T:  1335068 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335068----T:  1343308 	 St: c0a21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1343308----T:  1345913 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1345913----T:  1354153 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1354153----T:  1356758 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1356758----T:  1364998 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1365664----T:  1368750 	 St: c0230000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1368750----T:  1376072 	 St: c0233000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1376072----T:  1378677 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378677----T:  1386917 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1386917----T:  1389522 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1389522----T:  1397762 	 St: c0a31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1397762----T:  1400367 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1400367----T:  1408607 	 St: c0a41000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1408607----T:  1411693 	 St: c0630000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1411693----T:  1419015 	 St: c0633000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1419731----T:  1422817 	 St: c0250000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1422817----T:  1430139 	 St: c0253000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1430139----T:  1432744 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432744----T:  1440984 	 St: c0641000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1440984----T:  1443589 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443589----T:  1451829 	 St: c0a51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1452570----T:  1455656 	 St: c0260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1455656----T:  1462978 	 St: c0263000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1462978----T:  1465583 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465583----T:  1473823 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1473823----T:  1476428 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476428----T:  1484668 	 St: c0651000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1484668----T:  1487273 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1487273----T:  1495513 	 St: c0a61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1495513----T:  1498118 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498118----T:  1506358 	 St: c0a71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1506358----T:  1508963 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1508963----T:  1517203 	 St: c0661000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1518419----T:  1521505 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1521505----T:  1528827 	 St: c0283000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1528827----T:  1531432 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531432----T:  1539672 	 St: c0671000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1539672----T:  1542277 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542277----T:  1550517 	 St: c0a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1551183----T:  1554269 	 St: c0290000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1554269----T:  1561591 	 St: c0293000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1561591----T:  1564196 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564196----T:  1572436 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1572436----T:  1575041 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575041----T:  1583281 	 St: c0681000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1583281----T:  1585886 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585886----T:  1594126 	 St: c0a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1594126----T:  1596731 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596731----T:  1604971 	 St: c0aa1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1604971----T:  1607576 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1607576----T:  1615816 	 St: c0691000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1617150----T:  1620236 	 St: c02b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1620236----T:  1627558 	 St: c02b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1627558----T:  1630644 	 St: c06a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1630644----T:  1637966 	 St: c06a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1637966----T:  1640571 	 St: c0ab0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640571----T:  1648811 	 St: c0ab1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1649477----T:  1652563 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1652563----T:  1659885 	 St: c02c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1659885----T:  1662490 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1662490----T:  1670730 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1670730----T:  1675371 	 St: c06b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1675371----T:  1680886 	 St: c06b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1680886----T:  1683491 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1683491----T:  1691731 	 St: c0ac1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1691731----T:  1694336 	 St: c0ad0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694336----T:  1702576 	 St: c0ad1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1702576----T:  1705181 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705181----T:  1713421 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1714502----T:  1717588 	 St: c02e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1717588----T:  1724910 	 St: c02e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1724910----T:  1727515 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1727515----T:  1735755 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1735755----T:  1738360 	 St: c0ae0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1738360----T:  1746600 	 St: c0ae1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1747191----T:  1750277 	 St: c02f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1750277----T:  1757599 	 St: c02f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1757599----T:  1760204 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760204----T:  1768444 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1768444----T:  1771049 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1771049----T:  1779289 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1779289----T:  1781894 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781894----T:  1790134 	 St: c0af1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1790134----T:  1792739 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1792739----T:  1800979 	 St: c0b01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1800979----T:  1803584 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1803584----T:  1811824 	 St: c06f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1812926----T:  1816012 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1816012----T:  1823334 	 St: c0313000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1823334----T:  1825939 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825939----T:  1834179 	 St: c0701000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1834179----T:  1836784 	 St: c0b10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836784----T:  1845024 	 St: c0b11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1845541----T:  1848627 	 St: c0320000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1848627----T:  1855949 	 St: c0323000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1855949----T:  1858554 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1858554----T:  1866794 	 St: c0331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1866794----T:  1869399 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869399----T:  1877639 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1877639----T:  1880244 	 St: c0b20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880244----T:  1888484 	 St: c0b21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1888484----T:  1891089 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891089----T:  1899329 	 St: c0b31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1899329----T:  1901934 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901934----T:  1910174 	 St: c0721000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1911336----T:  1914422 	 St: c0340000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1914422----T:  1921744 	 St: c0343000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1921744----T:  1924830 	 St: c0730000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1924830----T:  1932152 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1932152----T:  1934757 	 St: c0b40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934757----T:  1942997 	 St: c0b41000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1943663----T:  1946749 	 St: c0350000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1946749----T:  1954071 	 St: c0353000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1954071----T:  1956676 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956676----T:  1964916 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1964916----T:  1967521 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967521----T:  1975761 	 St: c0741000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1975761----T:  1978366 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978366----T:  1986606 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1986606----T:  1989211 	 St: c0b60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989211----T:  1997451 	 St: c0b61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1997451----T:  2000056 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000056----T:  2008296 	 St: c0751000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2009206----T:  2012292 	 St: c0370000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2012292----T:  2019614 	 St: c0373000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2019614----T:  2022219 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022219----T:  2030459 	 St: c0761000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2030459----T:  2033064 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033064----T:  2041304 	 St: c0b71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2041970----T:  2045056 	 St: c0380000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2045056----T:  2052378 	 St: c0383000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2052378----T:  2054983 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054983----T:  2063223 	 St: c0391000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2063223----T:  2065828 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065828----T:  2074068 	 St: c0771000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2074068----T:  2076673 	 St: c0b80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076673----T:  2084913 	 St: c0b81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2084913----T:  2087518 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087518----T:  2095758 	 St: c0b91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2095758----T:  2098363 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098363----T:  2106603 	 St: c0781000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2107761----T:  2110847 	 St: c03a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2110847----T:  2118169 	 St: c03a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2118169----T:  2120774 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2120774----T:  2129014 	 St: c0791000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2129014----T:  2131619 	 St: c0ba0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131619----T:  2139859 	 St: c0ba1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2140528----T:  2143614 	 St: c03b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2143614----T:  2150936 	 St: c03b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2150936----T:  2153541 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153541----T:  2161781 	 St: c03c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2161781----T:  2164386 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164386----T:  2172626 	 St: c07a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2172626----T:  2175231 	 St: c0bb0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175231----T:  2183471 	 St: c0bb1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2183471----T:  2186076 	 St: c0bc0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186076----T:  2194316 	 St: c0bc1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2194316----T:  2196921 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196921----T:  2205161 	 St: c07b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2206067----T:  2209153 	 St: c03d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2209153----T:  2216475 	 St: c03d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2216475----T:  2219080 	 St: c0bd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219080----T:  2227320 	 St: c0bd1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2227320----T:  2230406 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2230406----T:  2237728 	 St: c07c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2237728----T:  2240333 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240333----T:  2248573 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2249088----T:  2252174 	 St: c03e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2252174----T:  2259496 	 St: c03e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2259496----T:  2262101 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2262101----T:  2270341 	 St: c03f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2270341----T:  2272946 	 St: c0be0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272946----T:  2281186 	 St: c0be1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2281186----T:  2283791 	 St: c0bf0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2283791----T:  2292031 	 St: c0bf1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2292031----T:  2294636 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294636----T:  2302876 	 St: c07e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2307393----T:  2309998 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2309998----T:  2318238 	 St: c07f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2541317----T:  2819613 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(187.910873)
F:  3041763----T:  3320141 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.966232)
F:  3542291----T:  3820532 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(187.873734)
F:  3820532----T:  3823137 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3820532----T:  3828772 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3831377----T:  3833982 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3831377----T:  3839617 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3842222----T:  3844827 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3842222----T:  3857917 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3860522----T:  3863127 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3860522----T:  3891245 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3893850----T:  3896455 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3893850----T:  3954686 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3957291----T:  3959896 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3957291----T:  4078380 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4080985----T:  4083590 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4080985----T:  4089225 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4091830----T:  4094435 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4091830----T:  4100070 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4102675----T:  4105280 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4102675----T:  4118370 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4120975----T:  4123580 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4120975----T:  4151698 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4154303----T:  4156908 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4154303----T:  4215139 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4217744----T:  4220349 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4217744----T:  4338833 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4341438----T:  4344043 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4341438----T:  4349678 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4352283----T:  4354888 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4352283----T:  4360523 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4363128----T:  4365733 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4363128----T:  4378823 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4381428----T:  4384033 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4381428----T:  4412151 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4414756----T:  4417361 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4414756----T:  4475592 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4478197----T:  4480802 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4478197----T:  4599286 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4601891----T:  4604496 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4601891----T:  4610131 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4612736----T:  4615341 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4612736----T:  4620976 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4623581----T:  4626186 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4623581----T:  4639276 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4641881----T:  4644486 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4641881----T:  4672604 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4675209----T:  4677814 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4675209----T:  4736045 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4738650----T:  4741255 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4738650----T:  4859739 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2931932(cycle), 1979.697510(us)
Tot_kernel_exec_time_and_fault_time: 15727772(cycle), 10619.697266(us)
Tot_memcpy_h2d_time: 2055383(cycle), 1387.834595(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2055383(cycle), 1387.834595(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
