$date
	Mon Oct  7 22:31:32 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 1 ! wr_reg $end
$var wire 1 " wr_pc $end
$var wire 16 # result [15:0] $end
$var wire 1 $ o_ts $end
$var wire 4 % o_sel_rd [3:0] $end
$var reg 3 & alu_op [2:0] $end
$var reg 1 ' bs $end
$var reg 1 ( clk $end
$var reg 1 ) i_sel_d $end
$var reg 4 * i_sel_rd [3:0] $end
$var reg 1 + i_ts $end
$var reg 16 , opr_a [15:0] $end
$var reg 16 - opr_b [15:0] $end
$upscope $end
$scope module tb_alu $end
$scope module alu_module $end
$var wire 3 . alu_op [2:0] $end
$var wire 1 / bit $end
$var wire 1 ' bs $end
$var wire 1 0 c_in $end
$var wire 1 ( clk $end
$var wire 1 ) i_sel_d $end
$var wire 4 1 i_sel_rd [3:0] $end
$var wire 1 + i_ts $end
$var wire 4 2 o_sel_rd [3:0] $end
$var wire 1 $ o_ts $end
$var wire 16 3 opr_a [15:0] $end
$var wire 16 4 opr_b [15:0] $end
$var wire 1 5 v_flag $end
$var wire 1 " wr_pc $end
$var wire 1 ! wr_reg $end
$var wire 15 6 xor_val [14:0] $end
$var wire 1 7 op_subtract $end
$var reg 1 8 high_carry $end
$var reg 1 9 low_carry $end
$var reg 3 : opcode [2:0] $end
$var reg 16 ; result [15:0] $end
$var reg 2 < sel_d [1:0] $end
$var reg 4 = sel_rd [3:0] $end
$var reg 1 > selected $end
$var reg 16 ? src_a [15:0] $end
$var reg 16 @ src_b [15:0] $end
$var reg 1 A sum_high $end
$var reg 15 B sum_low [14:0] $end
$var reg 1 C ts $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xC
bx B
xA
bx @
bx ?
x>
bx =
bx <
bx ;
bx :
x9
x8
17
b111111111111111 6
x5
b1111000011110001 4
b111100001111 3
bx 2
b100 1
10
1/
b111 .
b1111000011110001 -
b111100001111 ,
0+
b100 *
0)
0(
0'
b111 &
bx %
x$
bx #
0"
x!
$end
#2
05
1!
b0 #
b0 ;
18
0A
19
b0 B
00
b0 6
0/
07
1>
0$
0C
b100 %
b100 2
b100 =
b0 <
b111 :
b1111000011110001 @
b111100001111 ?
b0 &
b0 .
1(
1'
#4
0(
#6
b1111000011110 #
b1111000011110 ;
08
09
b1111000011110 B
10
b111111111111111 6
1/
17
b1 &
b1 .
b0 :
1(
#8
0(
#10
b1 #
b1 ;
18
19
b0 B
00
b0 6
0/
07
b1 :
b10 &
b10 .
1(
#12
0(
#14
b0 #
b0 ;
08
09
b1111000011110 B
10
b111111111111111 6
1/
17
b11 &
b11 .
b10 :
1(
#16
0(
b111111111110001 -
b111111111110001 4
#18
15
b111100000001 #
b111100000001 ;
1A
19
b111100000000 B
00
b0 6
0/
07
b11 :
b111111111110001 @
b100 &
b100 .
1(
#20
0(
#22
05
b111111111111111 #
b111111111111111 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b101 &
b101 .
b100 :
1(
#24
0(
#26
15
b111000011111110 #
b111000011111110 ;
19
b111100000000 B
00
b0 6
0/
07
b101 :
b110 &
b110 .
1(
#28
0(
#30
05
b111111111110001 #
b111111111110001 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b111 &
b111 .
b110 :
1(
#32
0(
#34
15
b1000111100000000 #
b1000111100000000 ;
19
b111100000000 B
00
b0 6
0/
07
b111 :
b0 &
b0 .
1(
#36
0(
#38
05
b1000111100011110 #
b1000111100011110 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b1 &
b1 .
b0 :
1(
#40
0(
#42
15
b10 #
b10 ;
19
b111100000000 B
00
b0 6
0/
07
b1 :
b10 &
b10 .
1(
#44
0(
#46
b0 #
b0 ;
05
09
b111100011110 B
10
b111111111111111 6
1/
17
b11 &
b11 .
b10 :
1(
#48
0(
#50
15
b111100000001 #
b111100000001 ;
19
b111100000000 B
00
b0 6
0/
07
b11 :
b100 &
b100 .
1(
#52
0(
#54
05
b111111111111111 #
b111111111111111 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b101 &
b101 .
b100 :
1(
#56
0(
#58
15
b111000011111110 #
b111000011111110 ;
19
b111100000000 B
00
b0 6
0/
07
b101 :
b110 &
b110 .
1(
#60
0(
#62
05
b111111111110001 #
b111111111110001 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b111 &
b111 .
b110 :
1(
#64
0(
#66
15
b1000111100000000 #
b1000111100000000 ;
19
b111100000000 B
00
b0 6
0/
07
b111 :
b0 &
b0 .
1(
#68
0(
#70
05
b1000111100011110 #
b1000111100011110 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b1 &
b1 .
b0 :
1(
#72
0(
#74
15
b10 #
b10 ;
19
b111100000000 B
00
b0 6
0/
07
b1 :
b10 &
b10 .
1(
#76
0(
#78
b0 #
b0 ;
05
09
b111100011110 B
10
b111111111111111 6
1/
17
b11 &
b11 .
b10 :
1(
#80
0(
#82
15
b111100000001 #
b111100000001 ;
19
b111100000000 B
00
b0 6
0/
07
b11 :
b100 &
b100 .
1(
#84
0(
#86
05
b111111111111111 #
b111111111111111 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b101 &
b101 .
b100 :
1(
#88
0(
#90
15
b111000011111110 #
b111000011111110 ;
19
b111100000000 B
00
b0 6
0/
07
b101 :
b110 &
b110 .
1(
#92
0(
#94
05
b111111111110001 #
b111111111110001 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b111 &
b111 .
b110 :
1(
#96
0(
#98
15
b1000111100000000 #
b1000111100000000 ;
19
b111100000000 B
00
b0 6
0/
07
b111 :
b0 &
b0 .
1(
#100
0(
#102
05
b1000111100011110 #
b1000111100011110 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b1 &
b1 .
b0 :
1(
#104
0(
#106
15
b10 #
b10 ;
19
b111100000000 B
00
b0 6
0/
07
b1 :
b10 &
b10 .
1(
#108
0(
#110
b0 #
b0 ;
05
09
b111100011110 B
10
b111111111111111 6
1/
17
b11 &
b11 .
b10 :
1(
#112
0(
#114
15
b111100000001 #
b111100000001 ;
19
b111100000000 B
00
b0 6
0/
07
b11 :
b100 &
b100 .
1(
#116
0(
#118
05
b111111111111111 #
b111111111111111 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b101 &
b101 .
b100 :
1(
#120
0(
#122
15
b111000011111110 #
b111000011111110 ;
19
b111100000000 B
00
b0 6
0/
07
b101 :
b110 &
b110 .
1(
#124
0(
#126
05
b111111111110001 #
b111111111110001 ;
09
b111100011110 B
10
b111111111111111 6
1/
17
b111 &
b111 .
b110 :
1(
#128
0(
