{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 08 04:29:35 2020 " "Info: Processing started: Sat Aug 08 04:29:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\] ALU_result\[19\] clock 4.420 ns register " "Info: tsu for register \"D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]\" (data pin = \"ALU_result\[19\]\", clock pin = \"clock\") is 4.420 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.118 ns + Longest pin register " "Info: + Longest pin to register delay is 7.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns ALU_result\[19\] 1 PIN PIN_G17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G17; Fanout = 1; PIN Node = 'ALU_result\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_result[19] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 424 176 352 440 "ALU_result\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.930 ns) + CELL(0.366 ns) 7.118 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\] 2 REG LCFF_X8_Y22_N9 1 " "Info: 2: + IC(5.930 ns) + CELL(0.366 ns) = 7.118 ns; Loc. = LCFF_X8_Y22_N9; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { ALU_result[19] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 16.69 % ) " "Info: Total cell delay = 1.188 ns ( 16.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 83.31 % ) " "Info: Total interconnect delay = 5.930 ns ( 83.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { ALU_result[19] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { ALU_result[19] {} ALU_result[19]~combout {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 5.930ns } { 0.000ns 0.822ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clock~clkctrl 2 COMB CLKCTRL_G3 99 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 99; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.537 ns) 2.662 ns D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\] 3 REG LCFF_X8_Y22_N9 1 " "Info: 3: + IC(0.918 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X8_Y22_N9; Fanout = 1; REG Node = 'D_FF_32:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.33 % ) " "Info: Total cell delay = 1.526 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 0.218ns 0.918ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { ALU_result[19] D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { ALU_result[19] {} ALU_result[19]~combout {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 5.930ns } { 0.000ns 0.822ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clock clock~clkctrl D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst1|lpm_ff:lpm_ff_component|dffs[19] {} } { 0.000ns 0.000ns 0.218ns 0.918ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mem_data_out\[14\] D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] 7.916 ns register " "Info: tco from clock \"clock\" to destination pin \"mem_data_out\[14\]\" through register \"D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is 7.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.666 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clock~clkctrl 2 COMB CLKCTRL_G3 99 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 99; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.537 ns) 2.666 ns D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X42_Y4_N9 1 " "Info: 3: + IC(0.922 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X42_Y4_N9; Fanout = 1; REG Node = 'D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { clock~clkctrl D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.24 % ) " "Info: Total cell delay = 1.526 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.218ns 0.922ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest register pin " "Info: + Longest register to pin delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] 1 REG LCFF_X42_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y4_N9; Fanout = 1; REG Node = 'D_FF_32:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(2.778 ns) 5.000 ns mem_data_out\[14\] 2 PIN PIN_J14 0 " "Info: 2: + IC(2.222 ns) + CELL(2.778 ns) = 5.000 ns; Loc. = PIN_J14; Fanout = 0; PIN Node = 'mem_data_out\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] mem_data_out[14] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 544 664 864 560 "mem_data_out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 55.56 % ) " "Info: Total cell delay = 2.778 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 44.44 % ) " "Info: Total interconnect delay = 2.222 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] mem_data_out[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] {} mem_data_out[14] {} } { 0.000ns 2.222ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.218ns 0.922ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] mem_data_out[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { D_FF_32:inst2|lpm_ff:lpm_ff_component|dffs[14] {} mem_data_out[14] {} } { 0.000ns 2.222ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] ins_in\[7\] clock 1.101 ns register " "Info: th for register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ins_in\[7\]\", clock pin = \"clock\") is 1.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.664 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clock~clkctrl 2 COMB CLKCTRL_G3 99 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 99; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 688 176 344 704 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.537 ns) 2.664 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y1_N17 2 " "Info: 3: + IC(0.920 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X26_Y1_N17; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.28 % ) " "Info: Total cell delay = 1.526 ns ( 57.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.72 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.218ns 0.920ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.829 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns ins_in\[7\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'ins_in\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins_in[7] } "NODE_NAME" } } { "MEM_WB.bdf" "" { Schematic "F:/dev/CR_CPU/MEM_WB.bdf" { { 128 184 352 144 "ins_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.149 ns) 1.745 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder 2 COMB LCCOMB_X26_Y1_N16 1 " "Info: 2: + IC(0.627 ns) + CELL(0.149 ns) = 1.745 ns; Loc. = LCCOMB_X26_Y1_N16; Fanout = 1; COMB Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.829 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y1_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.829 ns; Loc. = LCFF_X26_Y1_N17; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.202 ns ( 65.72 % ) " "Info: Total cell delay = 1.202 ns ( 65.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.627 ns ( 34.28 % ) " "Info: Total interconnect delay = 0.627 ns ( 34.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.829 ns" { ins_in[7] {} ins_in[7]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.627ns 0.000ns } { 0.000ns 0.969ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.218ns 0.920ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.829 ns" { ins_in[7] {} ins_in[7]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.627ns 0.000ns } { 0.000ns 0.969ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 08 04:29:37 2020 " "Info: Processing ended: Sat Aug 08 04:29:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
