// Seed: 4284064319
module module_0 (
    output wire id_0,
    output wand id_1,
    output supply0 id_2,
    output wire id_3,
    output supply1 id_4
);
  wire  id_6;
  logic id_7;
  assign id_6 = id_7;
endmodule
module module_1 (
    output supply0 id_0,
    inout tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    input supply0 id_5,
    output logic id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11
);
  initial begin : LABEL_0
    id_6 <= -1;
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
