INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:47:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.055ns period=4.110ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_2_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.055ns period=4.110ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.110ns  (clk rise@4.110ns - clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.392ns (35.871%)  route 2.489ns (64.129%))
  Logic Levels:           11  (CARRY4=4 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.593 - 4.110 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1750, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y134        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.433     1.157    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y134        LUT4 (Prop_lut4_I0_O)        0.043     1.200 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.200    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.451 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.451    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.500 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.500    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.653 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[1]
                         net (fo=38, routed)          0.349     2.002    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_6
    SLICE_X19Y138        LUT4 (Prop_lut4_I2_O)        0.119     2.121 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_9/O
                         net (fo=1, routed)           0.322     2.443    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/p_2_in
    SLICE_X19Y137        LUT6 (Prop_lut6_I5_O)        0.043     2.486 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0/O
                         net (fo=1, routed)           0.089     2.574    lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0_n_0
    SLICE_X19Y137        LUT5 (Prop_lut5_I4_O)        0.043     2.617 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_2__0/O
                         net (fo=17, routed)          0.323     2.941    lsq1/handshake_lsq_lsq1_core/lsq1_ldData_0_valid
    SLICE_X16Y137        LUT4 (Prop_lut4_I0_O)        0.043     2.984 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_2/O
                         net (fo=18, routed)          0.183     3.166    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_2_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I2_O)        0.043     3.209 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_11/O
                         net (fo=1, routed)           0.000     3.209    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_11_n_0
    SLICE_X17Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     3.480 f  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3/O[2]
                         net (fo=2, routed)           0.444     3.924    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3_n_5
    SLICE_X18Y140        LUT5 (Prop_lut5_I3_O)        0.118     4.042 r  lsq1/handshake_lsq_lsq1_core/stq_data_2_q[31]_i_1/O
                         net (fo=32, routed)          0.346     4.389    lsq1/handshake_lsq_lsq1_core/stq_data_wen_2
    SLICE_X21Y140        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_2_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.110     4.110 r  
                                                      0.000     4.110 r  clk (IN)
                         net (fo=1750, unset)         0.483     4.593    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y140        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_2_q_reg[14]/C
                         clock pessimism              0.000     4.593    
                         clock uncertainty           -0.035     4.557    
    SLICE_X21Y140        FDRE (Setup_fdre_C_CE)      -0.194     4.363    lsq1/handshake_lsq_lsq1_core/stq_data_2_q_reg[14]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 -0.025    




