[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~NetStack|NetStack>rgmii_ereset",
    "sources":[
      "~NetStack|NetStack>reset_n"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~NetStack|FpgaFifo",
    "duplicate":"~NetStack|NetStack/rgmiiTransfer:RgmiiTransfer/topHalfFifo:FpgaFifo",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~NetStack|FpgaFifo_1",
    "duplicate":"~NetStack|NetStack/rgmiiTransfer:RgmiiTransfer/bottomHalfFifo:FpgaFifo",
    "index":0.4
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxData",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxData"
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxCtrl",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxCtrl"
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxClock",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|NetStack>rgmii_rxClock"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/netstack"
  }
]