--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml sdram.twx sdram.ncd -o sdram.twr sdram.pcf

Design file:              sdram.ncd
Physical constraint file: sdram.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADD<0>      |    9.476(R)|   -0.812(R)|clk_BUFGP         |   0.000|
ADD<1>      |    9.063(R)|   -0.541(R)|clk_BUFGP         |   0.000|
ADD<2>      |    9.167(R)|   -0.372(R)|clk_BUFGP         |   0.000|
ADD<3>      |   10.434(R)|   -0.125(R)|clk_BUFGP         |   0.000|
ADD<4>      |    9.360(R)|   -0.025(R)|clk_BUFGP         |   0.000|
ADD<5>      |   11.254(R)|   -1.954(R)|clk_BUFGP         |   0.000|
ADD<6>      |   13.796(R)|   -1.911(R)|clk_BUFGP         |   0.000|
ADD<7>      |   15.099(R)|   -0.976(R)|clk_BUFGP         |   0.000|
Din<0>      |    4.772(R)|    0.308(R)|clk_BUFGP         |   0.000|
Din<1>      |    4.613(R)|    0.207(R)|clk_BUFGP         |   0.000|
Din<2>      |    6.058(R)|    0.005(R)|clk_BUFGP         |   0.000|
Din<3>      |    4.701(R)|   -0.326(R)|clk_BUFGP         |   0.000|
Din<4>      |    6.957(R)|    0.650(R)|clk_BUFGP         |   0.000|
Din<5>      |    4.919(R)|    0.553(R)|clk_BUFGP         |   0.000|
Din<6>      |    4.691(R)|   -0.115(R)|clk_BUFGP         |   0.000|
Din<7>      |    4.002(R)|    0.231(R)|clk_BUFGP         |   0.000|
MSTRB       |   12.194(R)|    0.151(R)|clk_BUFGP         |   0.000|
W_R         |   14.296(R)|   -0.076(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    8.421(R)|clk_BUFGP         |   0.000|
Dout<1>     |    7.594(R)|clk_BUFGP         |   0.000|
Dout<2>     |    6.980(R)|clk_BUFGP         |   0.000|
Dout<3>     |    8.287(R)|clk_BUFGP         |   0.000|
Dout<4>     |    7.942(R)|clk_BUFGP         |   0.000|
Dout<5>     |    7.448(R)|clk_BUFGP         |   0.000|
Dout<6>     |    8.159(R)|clk_BUFGP         |   0.000|
Dout<7>     |    7.690(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.417|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 10 19:14:59 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 415 MB



