Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May 27 20:06:31 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    117         
TIMING-16  Warning           Large setup violation          301         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (237)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (237)
--------------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.325     -902.531                    557                 2983        0.142        0.000                      0                 2983        4.500        0.000                       0                  1690  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.325     -902.531                    557                 2983        0.142        0.000                      0                 2983        4.500        0.000                       0                  1690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          557  Failing Endpoints,  Worst Slack       -3.325ns,  Total Violation     -902.531ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/funct_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 1.324ns (17.069%)  route 6.433ns (82.931%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 10.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.967    13.675    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  latch_idex/funct_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.448    10.324    latch_idex/i_clk
    SLICE_X40Y49         FDRE                                         r  latch_idex/funct_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    10.811    
                         clock uncertainty           -0.035    10.776    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.426    10.350    latch_idex/funct_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 1.324ns (17.069%)  route 6.433ns (82.931%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 10.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.967    13.675    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  latch_idex/inmediato_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.448    10.324    latch_idex/i_clk
    SLICE_X40Y49         FDRE                                         r  latch_idex/inmediato_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    10.811    
                         clock uncertainty           -0.035    10.776    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.426    10.350    latch_idex/inmediato_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 1.324ns (17.069%)  route 6.433ns (82.931%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 10.324 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.967    13.675    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  latch_idex/rs_tmp_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.448    10.324    latch_idex/i_clk
    SLICE_X40Y49         FDRE                                         r  latch_idex/rs_tmp_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.487    10.811    
                         clock uncertainty           -0.035    10.776    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.426    10.350    latch_idex/rs_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 1.324ns (17.074%)  route 6.431ns (82.926%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.964    13.673    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  latch_idex/direccion_tmp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X37Y54         FDRE                                         r  latch_idex/direccion_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X37Y54         FDRE (Setup_fdre_C_R)       -0.426    10.415    latch_idex/direccion_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 1.324ns (17.074%)  route 6.431ns (82.926%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.964    13.673    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  latch_idex/inmediato_tmp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X37Y54         FDRE                                         r  latch_idex/inmediato_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X37Y54         FDRE (Setup_fdre_C_R)       -0.426    10.415    latch_idex/inmediato_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/shamt_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 1.324ns (17.074%)  route 6.431ns (82.926%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.964    13.673    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  latch_idex/shamt_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X37Y54         FDRE                                         r  latch_idex/shamt_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X37Y54         FDRE (Setup_fdre_C_R)       -0.426    10.415    latch_idex/shamt_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/funct_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.324ns (17.385%)  route 6.292ns (82.615%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.825    13.534    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  latch_idex/funct_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X38Y53         FDRE                                         r  latch_idex/funct_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.519    10.322    latch_idex/funct_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.324ns (17.385%)  route 6.292ns (82.615%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.825    13.534    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  latch_idex/inmediato_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X38Y53         FDRE                                         r  latch_idex/inmediato_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.519    10.322    latch_idex/inmediato_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[0]_replica/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.324ns (17.385%)  route 6.292ns (82.615%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.825    13.534    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X38Y53         FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]_replica/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.519    10.322    latch_idex/rt_dir_tmp_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.324ns (17.385%)  route 6.292ns (82.615%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.370    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.487 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.573     4.059    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.363 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.555     5.918    ex/i_clk
    SLICE_X47Y53         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.456     6.374 f  ex/op_tmp_reg[1]/Q
                         net (fo=21, routed)          0.655     7.029    ex/alu/alu_tmp_reg[2][1]
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.153 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=34, routed)          0.904     8.056    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.180 r  ex/alu/o_ins_type_inferred_i_19_replica/O
                         net (fo=4, routed)           1.200     9.380    ex/alu/sel0[2]_repN
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.504 f  ex/alu/o_ins_type_inferred_i_7_comp/O
                         net (fo=2, routed)           0.841    10.345    ex/o_ins_type[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.469 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=6, routed)           0.603    11.072    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=3, routed)           0.663    11.859    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.983 r  dtu/o_stall_inferred_i_3/O
                         net (fo=3, routed)           0.601    12.584    latch_idex/o_stall_inferred_i_3_n_0_alias
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.708 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.825    13.534    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  latch_idex/rt_dir_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    latch_idex/i_clk
    SLICE_X38Y53         FDRE                                         r  latch_idex/rt_dir_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.566    10.876    
                         clock uncertainty           -0.035    10.841    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.519    10.322    latch_idex/rt_dir_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.221%)  route 0.314ns (62.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    etapa_if/CLK
    SLICE_X35Y50         FDRE                                         r  etapa_if/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  etapa_if/program_counter_reg[0]/Q
                         net (fo=15, routed)          0.314     1.899    etapa_if/program_counter_reg[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  etapa_if/program_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.944    etapa_if/p_0_in__0[3]
    SLICE_X40Y50         FDRE                                         r  etapa_if/program_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    etapa_if/CLK
    SLICE_X40Y50         FDRE                                         r  etapa_if/program_counter_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.802    etapa_if/program_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X50Y68         FDRE                                         r  transmisor/reg_instruccion_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  transmisor/reg_instruccion_reg[17]/Q
                         net (fo=1, routed)           0.059     1.647    transmisor/reg_instruccion_reg_n_0_[17]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.098     1.745 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.953    transmisor/CLK
    SLICE_X50Y68         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.120     1.560    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X52Y68         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.059     1.647    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.098     1.745 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.745    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.953    transmisor/CLK
    SLICE_X52Y68         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.120     1.560    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X50Y68         FDRE                                         r  transmisor/reg_instruccion_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  transmisor/reg_instruccion_reg[23]/Q
                         net (fo=1, routed)           0.082     1.686    transmisor/reg_instruccion_reg_n_0_[23]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.731 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.731    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.953    transmisor/CLK
    SLICE_X51Y68         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.092     1.545    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.945%)  route 0.347ns (62.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 7.554 - 5.000 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 6.906 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.756     5.983    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.032 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.220     6.251    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.344 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        0.562     6.906    exmem/i_clk
    SLICE_X30Y51         FDRE                                         r  exmem/res_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.167     7.073 r  exmem/res_tmp_reg[17]/Q
                         net (fo=3, routed)           0.347     7.420    mem/res_tmp_reg[31][17]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.045     7.465 r  mem/o_res_inferred_i_15__0/O
                         net (fo=1, routed)           0.000     7.465    memwb/res_tmp_reg[31]_0[17]
    SLICE_X47Y45         FDRE                                         r  memwb/res_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     6.303    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.364 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.244     6.608    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.721 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        0.834     7.554    memwb/i_clk
    SLICE_X47Y45         FDRE                                         r  memwb/res_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.377     7.178    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.099     7.277    memwb/res_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.277    
                         arrival time                           7.465    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X51Y68         FDRE                                         r  transmisor/reg_instruccion_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  transmisor/reg_instruccion_reg[14]/Q
                         net (fo=1, routed)           0.053     1.622    transmisor/reg_instruccion_reg_n_0_[14]
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.099     1.721 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.721    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.953    transmisor/CLK
    SLICE_X51Y68         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.092     1.532    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X49Y68         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.054     1.623    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.099     1.722 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.952    transmisor/CLK
    SLICE_X49Y68         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.091     1.531    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/rd_dir_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.208ns (16.867%)  route 1.025ns (83.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    etapa_if/CLK
    SLICE_X54Y62         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=79, routed)          1.025     2.633    etapa_id/registros_reg[8][0]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.044     2.677 r  etapa_id/rd_dir_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.677    etapa_id/rd_dir_tmp[4]_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  etapa_id/rd_dir_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.303    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.061     1.364 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.244     1.608    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     1.721 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        0.837     2.557    etapa_id/i_clk
    SLICE_X49Y48         FDRE                                         r  etapa_id/rd_dir_tmp_reg[4]/C
                         clock pessimism             -0.188     2.370    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.107     2.477    etapa_id/rd_dir_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/rd_dir_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.209ns (16.935%)  route 1.025ns (83.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    etapa_if/CLK
    SLICE_X54Y62         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=79, routed)          1.025     2.633    etapa_id/registros_reg[8][0]
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.678 r  etapa_id/rd_dir_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.678    etapa_id/rd_dir_tmp[3]_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  etapa_id/rd_dir_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.303    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.061     1.364 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.244     1.608    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     1.721 r  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        0.837     2.557    etapa_id/i_clk
    SLICE_X49Y48         FDRE                                         r  etapa_id/rd_dir_tmp_reg[3]/C
                         clock pessimism             -0.188     2.370    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     2.461    etapa_id/rd_dir_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.298%)  route 0.094ns (27.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X50Y68         FDRE                                         r  transmisor/reg_instruccion_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  transmisor/reg_instruccion_reg[28]/Q
                         net (fo=1, routed)           0.094     1.682    transmisor/reg_instruccion_reg_n_0_[28]
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.098     1.780 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.953    transmisor/CLK
    SLICE_X50Y68         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.121     1.561    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y44   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y45   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y44   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y44   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y45   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 3.960ns (47.951%)  route 4.299ns (52.049%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=17, routed)          4.299     4.755    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.259 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.259    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 4.036ns (49.080%)  route 4.187ns (50.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.187     4.705    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.223 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.223    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 1.730ns (23.977%)  route 5.486ns (76.023%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=14, routed)          4.748     6.204    receptor/rx_IBUF
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.328 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.739     7.066    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.150     7.216 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     7.216    receptor/contador_ticks[3]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 1.704ns (23.702%)  route 5.486ns (76.298%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=14, routed)          4.748     6.204    receptor/rx_IBUF
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.328 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.739     7.066    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     7.190    receptor/contador_ticks[2]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 1.704ns (23.979%)  route 5.403ns (76.021%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=14, routed)          4.748     6.204    receptor/rx_IBUF
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.328 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.655     6.983    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.107 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     7.107    receptor/contador_ticks[1]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.022ns (58.012%)  route 2.911ns (41.988%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X64Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           2.911     3.429    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.934 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.934    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 4.038ns (58.547%)  route 2.859ns (41.453%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.859     3.377    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.897 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.897    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.054ns (59.984%)  route 2.704ns (40.016%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X64Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           2.704     3.222    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.758 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.758    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.093ns (60.811%)  route 2.638ns (39.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           2.638     3.057    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     6.731 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.731    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 4.101ns (61.721%)  route 2.544ns (38.279%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           2.544     2.963    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     6.645 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.645    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.124     0.265    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    receptor/contador_ticks[2]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.124     0.265    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X38Y37         LUT5 (Prop_lut5_I3_O)        0.048     0.313 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.313    receptor/contador_ticks[3]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.116     0.280    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.325 r  basys3_7SegmentMultiplexing/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.325    basys3_7SegmentMultiplexing/an_reg[0]
    SLICE_X65Y53         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.117     0.281    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y53         LUT4 (Prop_lut4_I2_O)        0.045     0.326 r  basys3_7SegmentMultiplexing/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    basys3_7SegmentMultiplexing/an_reg[2]
    SLICE_X65Y53         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.116     0.280    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y53         LUT4 (Prop_lut4_I2_O)        0.048     0.328 r  basys3_7SegmentMultiplexing/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    basys3_7SegmentMultiplexing/an_reg[1]
    SLICE_X65Y53         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.117     0.281    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y53         LUT4 (Prop_lut4_I2_O)        0.049     0.330 r  basys3_7SegmentMultiplexing/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    basys3_7SegmentMultiplexing/an_reg[3]
    SLICE_X65Y53         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.701%)  route 0.197ns (58.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.197     0.338    transmisor/rs_dir_reg[3]
    SLICE_X48Y70         FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[1]/C
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/contador_ticks_reg[1]/Q
                         net (fo=5, routed)           0.137     0.301    receptor/contador_ticks_reg_n_0_[1]
    SLICE_X38Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.346 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    receptor/contador_ticks[1]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    transmisor/rs_dir_reg[0]
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  transmisor/rs_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    transmisor/p_0_in__0[1]
    SLICE_X49Y70         FDRE                                         r  transmisor/rs_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.143     0.307    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X50Y72         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.036ns (59.328%)  route 2.767ns (40.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.555     5.076    etapa_if/CLK
    SLICE_X54Y62         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=79, routed)          2.767     8.361    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.879 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.879    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 0.978ns (22.862%)  route 3.300ns (77.138%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           0.816     8.350    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.739     9.212    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.150     9.362 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     9.362    receptor/contador_ticks[3]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.252ns  (logic 0.952ns (22.390%)  route 3.300ns (77.610%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           0.816     8.350    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.739     9.212    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.336 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     9.336    receptor/contador_ticks[2]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 0.952ns (22.837%)  route 3.217ns (77.163%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           0.816     8.350    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.655     9.129    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.253 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     9.253    receptor/contador_ticks[1]
    SLICE_X38Y37         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.828ns (19.959%)  route 3.320ns (80.041%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.547     9.233    receptor/next_state__0
    SLICE_X38Y38         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.498     9.184    receptor/next_state__0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.498     9.184    receptor/next_state__0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.498     9.184    receptor/next_state__0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.498     9.184    receptor/next_state__0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.563     5.084    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           1.084     6.624    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.748 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.661     7.409    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.028     8.562    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.498     9.184    receptor/next_state__0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.552     1.435    transmisor/CLK
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  transmisor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.122     1.698    transmisor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X54Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    i_clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          0.128     1.716    instruccion_addr
    SLICE_X41Y47         FDSE                                         r  INSTRUCCION_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.242%)  route 0.149ns (53.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.149     1.721    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X38Y38         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.591%)  route 0.153ns (54.409%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.153     1.725    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X39Y38         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    receptor/CLK
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  receptor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=6, routed)           0.109     1.693    receptor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.738 r  receptor/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    receptor/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    receptor/CLK
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  receptor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=6, routed)           0.109     1.693    receptor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.048     1.741 r  receptor/FSM_onehot_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    receptor/FSM_onehot_next_state[2]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.797%)  route 0.178ns (58.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    transmisor/CLK
    SLICE_X51Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.178     1.743    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X53Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.552     1.435    transmisor/CLK
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  transmisor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.182     1.759    transmisor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X54Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/dato_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.193%)  route 0.134ns (41.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.134     1.719    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  receptor/dato[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    receptor/dato[0]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  receptor/dato_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.552     1.435    transmisor/CLK
    SLICE_X53Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.188     1.765    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X52Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1201 Endpoints
Min Delay          1201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[4][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.917ns  (logic 1.441ns (13.202%)  route 9.476ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.476    10.917    etapa_id/gp/SS[0]
    SLICE_X38Y54         FDRE                                         r  etapa_id/gp/registros_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X38Y54         FDRE                                         r  etapa_id/gp/registros_reg[4][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[4][7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.917ns  (logic 1.441ns (13.202%)  route 9.476ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.476    10.917    etapa_id/gp/SS[0]
    SLICE_X38Y54         FDRE                                         r  etapa_id/gp/registros_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X38Y54         FDRE                                         r  etapa_id/gp/registros_reg[4][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.441ns (13.542%)  route 9.202ns (86.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.202    10.643    etapa_id/gp/SS[0]
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.441ns (13.542%)  route 9.202ns (86.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.202    10.643    etapa_id/gp/SS[0]
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.441ns (13.542%)  route 9.202ns (86.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.202    10.643    etapa_id/gp/SS[0]
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X36Y56         FDRE                                         r  etapa_id/gp/registros_reg[2][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[6][5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 1.441ns (13.548%)  route 9.197ns (86.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 10.310 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.197    10.639    etapa_id/gp/SS[0]
    SLICE_X37Y56         FDRE                                         r  etapa_id/gp/registros_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.435    10.310    etapa_id/gp/i_clk
    SLICE_X37Y56         FDRE                                         r  etapa_id/gp/registros_reg[6][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[29][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 1.441ns (13.674%)  route 9.099ns (86.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 10.313 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.099    10.541    etapa_id/gp/SS[0]
    SLICE_X42Y51         FDRE                                         r  etapa_id/gp/registros_reg[29][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.438    10.313    etapa_id/gp/i_clk
    SLICE_X42Y51         FDRE                                         r  etapa_id/gp/registros_reg[29][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.493ns  (logic 1.441ns (13.736%)  route 9.051ns (86.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 10.315 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.051    10.493    etapa_id/gp/SS[0]
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.440    10.315    etapa_id/gp/i_clk
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.493ns  (logic 1.441ns (13.736%)  route 9.051ns (86.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 10.315 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.051    10.493    etapa_id/gp/SS[0]
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.440    10.315    etapa_id/gp/i_clk
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.493ns  (logic 1.441ns (13.736%)  route 9.051ns (86.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 10.315 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        9.051    10.493    etapa_id/gp/SS[0]
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.618     8.006    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.100 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.517     8.617    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.876 f  p_2_out_BUFG_inst/O
                         net (fo=1590, routed)        1.440    10.315    etapa_id/gp/i_clk
    SLICE_X50Y59         FDRE                                         r  etapa_id/gp/registros_reg[25][20]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[1]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X41Y45         FDRE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    i_clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[9]/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.113     0.254    receptor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[5]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.115     0.256    receptor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    receptor/CLK
    SLICE_X40Y38         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    receptor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    receptor/CLK
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.119     0.260    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    receptor/CLK
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.119     0.260    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    receptor/CLK
    SLICE_X41Y37         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[8]/C
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.116     0.264    transmisor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.819     1.947    transmisor/CLK
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[4]/C
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.105     0.269    transmisor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.819     1.947    transmisor/CLK
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[1]/C
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.157     0.305    transmisor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X51Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.821     1.949    transmisor/CLK
    SLICE_X51Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X40Y38         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    receptor/CLK
    SLICE_X40Y38         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C





