m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/elvis/OneDrive/Documentos/Engenharia Eletronica/projetosfpga/sig_test0/sig_test0
Esig_test0
Z1 w1662845624
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 69
R0
Z6 8sig_test0.vhd
Z7 Fsig_test0.vhd
l0
L6 1
Vj8dkQ`Zd`D]GQHN5L`bEz1
!s100 eWLdZP5ddA6Oa:NZ8lCFA1
Z8 OV;C;2020.1;71
32
Z9 !s110 1662845632
!i10b 1
Z10 !s108 1662845632.000000
Z11 !s90 -reportprogress|300|sig_test0.vhd|tb_sig_test0.vhd|
Z12 !s107 tb_sig_test0.vhd|sig_test0.vhd|
!i113 1
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
Z14 DEx4 work 9 sig_test0 0 22 j8dkQ`Zd`D]GQHN5L`bEz1
!i122 69
l15
Z15 L13 8
VHjEdT@W<Ni<6z63LbOi@X2
!s100 SlF<Ub_1RJ<7g6<1cnUcS1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
Etestbench
Z16 w1662845565
R4
R5
!i122 69
R0
Z17 8tb_sig_test0.vhd
Z18 Ftb_sig_test0.vhd
l0
L5 1
V?hhVh@88O1_7KcfYXUFPZ1
!s100 PN6e2T:g6n:XY_Omh8K=e0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
Astimulus
R2
R3
R14
R4
R5
Z19 DEx4 work 9 testbench 0 22 ?hhVh@88O1_7KcfYXUFPZ1
!i122 69
l15
Z20 L8 33
Z21 VJ[h@1ocRSGWAJ@92Ue1zO1
Z22 !s100 <XZ=@Fa=:V^20>KZ1[H>Y2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
