Parallel Algorithms for Chip Placement by Simulated Annealing

