<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_ae4df832</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ae4df832'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_ae4df832')">rsnoc_z_H_R_G_T2_U_U_ae4df832</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.86</td>
<td class="s5 cl rt"><a href="mod1113.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1113.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1113.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1113.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1113.html#inst_tag_350194"  onclick="showContent('inst_tag_350194')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.86</td>
<td class="s5 cl rt"><a href="mod1113.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1113.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1113.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1113.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ae4df832'>
<hr>
<a name="inst_tag_350194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_350194" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.86</td>
<td class="s5 cl rt"><a href="mod1113.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1113.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1113.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1113.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.37</td>
<td class="s6 cl rt"> 67.59</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  1.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod894.html#inst_tag_292627" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod489.html#inst_tag_165250" id="tag_urg_inst_165250">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1766" id="tag_urg_inst_1766">Ica</a></td>
<td class="s7 cl rt"> 78.48</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.02</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod815.html#inst_tag_257238" id="tag_urg_inst_257238">If</a></td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1149.html#inst_tag_357050" id="tag_urg_inst_357050">Ifpa</a></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod247.html#inst_tag_45367" id="tag_urg_inst_45367">Io</a></td>
<td class="s0 cl rt">  4.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod634.html#inst_tag_212294" id="tag_urg_inst_212294">Ip</a></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_443" id="tag_urg_inst_443">Irspp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod584.html#inst_tag_194560" id="tag_urg_inst_194560">It</a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod500.html#inst_tag_166005" id="tag_urg_inst_166005">uci6b9c7e7c82</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136875" id="tag_urg_inst_136875">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80658" id="tag_urg_inst_80658">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190017" id="tag_urg_inst_190017">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44912" id="tag_urg_inst_44912">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198818" id="tag_urg_inst_198818">ursrsg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_304615" id="tag_urg_inst_304615">uu922e3a49</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod929.html#inst_tag_299026" id="tag_urg_inst_299026">uua42ce297cd</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ae4df832'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1113.html" >rsnoc_z_H_R_G_T2_U_U_ae4df832</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>40591</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40599</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40604</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40621</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40627</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>40631</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>40656</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40745</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>40823</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>40834</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>41023</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>41028</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41136</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
40579                   		else if ( Int_Vld &amp; Int_Head )
40580      1/1          			u_7c15 &lt;= #1.0 ( TblSel );
40581      1/1          	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
40582      1/1          		.Hdr( Hdr )
40583      <font color = "red">0/1     ==>  	,	.Rx_Data( Rx1_Data )</font>
                        MISSING_ELSE
40584                   	,	.Rx_Head( Rx1_Head )
40585      1/1          	,	.Rx_Rdy( Rx1_Rdy )
40586      1/1          	,	.Rx_Tail( Rx1_Tail )
40587      1/1          	,	.Rx_Vld( Rx1_Vld )
40588      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
                        MISSING_ELSE
40589                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
40590                   	,	.Sys_Clk_En( Sys_Clk_En )
40591      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
40592      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
40593      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
40594      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
40595      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( HdrPwr_Idle )</font>
40596                   	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
40597                   	,	.Tx_Data( Int_Data )
40598                   	,	.Tx_Head( Int_Head )
40599      1/1          	,	.Tx_Rdy( Int_Rdy )
40600      1/1          	,	.Tx_Tail( Int_Tail )
40601      1/1          	,	.Tx_Vld( Int_Vld )
40602      <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
40603                   	assign Rx_Rdy = Rx1_Rdy;
40604      1/1          	assign Sys_Pwr_Idle = HdrPwr_Idle;
40605      1/1          	assign WakeUp_Rx = Rx_Vld;
40606      1/1          	assign Sys_Pwr_WakeUp = WakeUp_Rx;
40607      <font color = "red">0/1     ==>  	assign Tx1_0_Data = Int_Data &amp; { 108 { PortSel [0] }  };</font>
                        MISSING_ELSE
40608                   	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
40609                   	assign Tx1_0_Head = Int_Head &amp; { 1 { PortSel [0] }  };
40610                   	assign Tx_0_Head = Tx1_0_Head;
40611                   	assign Tx1_0_Tail = Int_Tail &amp; { 1 { PortSel [0] }  };
40612                   	assign Tx_0_Tail = Tx1_0_Tail;
40613                   	assign Tx1_0_Vld = Int_Vld &amp; PortSel [0];
40614                   	assign Tx_0_Vld = Tx1_0_Vld;
40615                   	assign Tx1_1_Data = Int_Data &amp; { 108 { PortSel [1] }  };
40616                   	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
40617                   	assign Tx1_1_Head = Int_Head &amp; { 1 { PortSel [1] }  };
40618                   	assign Tx_1_Head = Tx1_1_Head;
40619                   	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
40620                   	assign Tx_1_Tail = Tx1_1_Tail;
40621      1/1          	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
40622      1/1          	assign Tx_1_Vld = Tx1_1_Vld;
40623      1/1          	assign Tx1_2_Data = Int_Data &amp; { 108 { PortSel [2] }  };
40624      <font color = "red">0/1     ==>  	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };</font>
                        MISSING_ELSE
40625                   	assign Tx1_2_Head = Int_Head &amp; { 1 { PortSel [2] }  };
40626                   	assign Tx_2_Head = Tx1_2_Head;
40627      1/1          	assign Tx1_2_Tail = Int_Tail &amp; { 1 { PortSel [2] }  };
40628      1/1          	assign Tx_2_Tail = Tx1_2_Tail;
40629      1/1          	assign Tx1_2_Vld = Int_Vld &amp; PortSel [2];
40630      <font color = "red">0/1     ==>  	assign Tx_2_Vld = Tx1_2_Vld;</font>
                        MISSING_ELSE
40631      1/1          endmodule
40632      1/1          
40633      <font color = "red">0/1     ==>  </font>
40634                   
40635                   // FlexNoC version    : 4.7.0
40636                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
40637                   // Exported Structure : /Specification.Architecture.Structure
40638                   // ExportOption       : /verilog
40639                   
40640                   `timescale 1ps/1ps
40641                   module rsnoc_z_T_C_S_C_L_R_Ro_I9o9 ( I , O );
40642                   	input  [8:0] I ;
40643                   	output [8:0] O ;
40644                   	assign O = I;
40645                   endmodule
40646                   
40647                   `timescale 1ps/1ps
40648                   module rsnoc_z_H_R_U_A_Mc_R9c0 (
40649                   	ReqIn
40650                   ,	ReqOut
40651                   ,	Sys_Clk
40652                   ,	Sys_Clk_ClkS
40653                   ,	Sys_Clk_En
40654                   ,	Sys_Clk_EnS
40655                   ,	Sys_Clk_RetRstN
40656      1/1          ,	Sys_Clk_RstN
40657      <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
40658      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
40659      <font color = "red">0/1     ==>  ,	Sys_Pwr_WakeUp</font>
40660      <font color = "red">0/1     ==>  );</font>
40661      1/1          	input  [8:0] ReqIn           ;
40662      <font color = "red">0/1     ==>  	output [8:0] ReqOut          ;</font>
40663                   	input        Sys_Clk         ;
40664                   	input        Sys_Clk_ClkS    ;
40665                   	input        Sys_Clk_En      ;
40666                   	input        Sys_Clk_EnS     ;
40667                   	input        Sys_Clk_RetRstN ;
40668                   	input        Sys_Clk_RstN    ;
40669                   	input        Sys_Clk_Tm      ;
40670                   	output       Sys_Pwr_Idle    ;
40671                   	output       Sys_Pwr_WakeUp  ;
40672                   	wire       Max     ;
40673                   	wire [8:0] ReqFilt ;
40674                   	assign ReqFilt = { 9 { Max }  } &amp; { ReqIn };
40675                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
40676                   	rsnoc_z_T_C_S_C_L_R_Ro_I9o9 uro( .I( ReqFilt ) , .O( ReqOut ) );
40677                   	assign Sys_Pwr_Idle = 1'b1;
40678                   	assign Sys_Pwr_WakeUp = 1'b0;
40679                   endmodule
40680                   
40681                   `timescale 1ps/1ps
40682                   module rsnoc_z_T_C_S_C_L_R_Ro_I18o9 ( I , O );
40683                   	input  [17:0] I ;
40684                   	output [8:0]  O ;
40685                   	assign O = I [17:9] | I [8:0];
40686                   endmodule
40687                   
40688                   `timescale 1ps/1ps
40689                   module rsnoc_z_T_C_S_C_L_R_S_L_18 ( I , O );
40690                   	input  [17:0] I ;
40691                   	output [17:0] O ;
40692                   	wire  u_13   ;
40693                   	wire  u_163  ;
40694                   	wire  u_1a96 ;
40695                   	wire  u_2    ;
40696                   	wire  u_214c ;
40697                   	wire  u_30d1 ;
40698                   	wire  u_36   ;
40699                   	wire  u_5788 ;
40700                   	wire  u_6100 ;
40701                   	wire  u_62cb ;
40702                   	wire  u_7466 ;
40703                   	wire  u_7732 ;
40704                   	wire  u_83   ;
40705                   	wire  u_880e ;
40706                   	wire  u_92b3 ;
40707                   	wire  u_ad7f ;
40708                   	wire  u_c140 ;
40709                   	wire  u_ce62 ;
40710                   	wire  u_d3b8 ;
40711                   	wire  u_d73  ;
40712                   	wire  u_db45 ;
40713                   	wire  u_ddb1 ;
40714                   	wire  u_e90  ;
40715                   	wire  u_f3ad ;
40716                   	wire  u_ff71 ;
40717                   	assign u_d73 = I [0];
40718                   	assign u_214c = u_d73 | I [1];
40719                   	assign u_ddb1 = I [2];
40720                   	assign u_ff71 = u_214c | u_ddb1 | I [3];
40721                   	assign u_c140 = I [4];
40722                   	assign u_7466 = u_c140 | I [5];
40723                   	assign u_6100 = I [6];
40724                   	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
40725                   	assign u_880e = I [8];
40726                   	assign u_db45 = u_880e | I [9];
40727                   	assign u_62cb = I [10];
40728                   	assign u_1a96 = u_db45 | u_62cb | I [11];
40729                   	assign u_5788 = I [12];
40730                   	assign u_d3b8 = u_5788 | I [13];
40731                   	assign u_30d1 = I [14];
40732                   	assign u_e90 = u_7732 | u_1a96 | u_d3b8 | u_30d1 | I [15];
40733                   	assign u_83 = ~ u_e90;
40734                   	assign u_163 = I [16];
40735                   	assign u_36 = ~ u_7732;
40736                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
40737                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
40738                   	assign u_ad7f = u_36 &amp; ~ u_db45;
40739                   	assign u_13 = ~ u_ff71;
40740                   	assign u_ce62 = u_13 &amp; ~ u_7466;
40741                   	assign u_2 = ~ u_214c;
40742                   	assign O =
40743                   		{		u_83 &amp; ~ u_163 &amp; I [17]
40744                   		,	u_83 &amp; I [16]
40745      1/1          		,		u_92b3 &amp; ~ u_30d1 &amp; I [15]
40746      1/1          		,	u_92b3 &amp; I [14]
40747      1/1          		,		u_f3ad &amp; ~ u_5788 &amp; I [13]
40748      <font color = "red">0/1     ==>  		,	u_f3ad &amp; I [12]</font>
                        MISSING_ELSE
40749                   		,		u_ad7f &amp; ~ u_62cb &amp; I [11]
40750                   		,	u_ad7f &amp; I [10]
40751                   		,		u_36 &amp; ~ u_880e &amp; I [9]
40752                   		,	u_36 &amp; I [8]
40753                   		,		u_ce62 &amp; ~ u_6100 &amp; I [7]
40754                   		,	u_ce62 &amp; I [6]
40755                   		,		u_13 &amp; ~ u_c140 &amp; I [5]
40756                   		,	u_13 &amp; I [4]
40757                   		,		u_2 &amp; ~ u_ddb1 &amp; I [3]
40758                   		,	u_2 &amp; I [2]
40759                   		,		~ u_d73 &amp; I [1]
40760                   		,	I [0]
40761                   		};
40762                   endmodule
40763                   
40764                   `timescale 1ps/1ps
40765                   module rsnoc_z_H_R_U_A_S_fe09775f_R9 (
40766                   	Gnt
40767                   ,	Rdy
40768                   ,	Req
40769                   ,	ReqArbIn
40770                   ,	Sys_Clk
40771                   ,	Sys_Clk_ClkS
40772                   ,	Sys_Clk_En
40773                   ,	Sys_Clk_EnS
40774                   ,	Sys_Clk_RetRstN
40775                   ,	Sys_Clk_RstN
40776                   ,	Sys_Clk_Tm
40777                   ,	Sys_Pwr_Idle
40778                   ,	Sys_Pwr_WakeUp
40779                   ,	Vld
40780                   );
40781                   	output [8:0] Gnt             ;
40782                   	input        Rdy             ;
40783                   	input  [8:0] Req             ;
40784                   	input  [8:0] ReqArbIn        ;
40785                   	input        Sys_Clk         ;
40786                   	input        Sys_Clk_ClkS    ;
40787                   	input        Sys_Clk_En      ;
40788                   	input        Sys_Clk_EnS     ;
40789                   	input        Sys_Clk_RetRstN ;
40790                   	input        Sys_Clk_RstN    ;
40791                   	input        Sys_Clk_Tm      ;
40792                   	output       Sys_Pwr_Idle    ;
40793                   	output       Sys_Pwr_WakeUp  ;
40794                   	output       Vld             ;
40795                   	wire [17:0] u_fabc ;
40796                   	reg  [8:0]  Masks  ;
40797                   	assign Vld = ( | Req );
40798                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
40799                   		if ( ! Sys_Clk_RstN )
40800                   			Masks &lt;= #1.0 ( 9'b111111111 );
40801                   		else if ( Vld &amp; Rdy )
40802                   			Masks &lt;= #1.0 ( { Gnt [7:0] - 8'b00000001 , 1'b1 } );
40803                   	rsnoc_z_T_C_S_C_L_R_S_L_18 usl( .I( { Req , Req &amp; ~ Masks } ) , .O( u_fabc ) );
40804                   	rsnoc_z_T_C_S_C_L_R_Ro_I18o9 uro( .I( u_fabc ) , .O( Gnt ) );
40805                   	assign Sys_Pwr_Idle = 1'b1;
40806                   	assign Sys_Pwr_WakeUp = 1'b0;
40807                   endmodule
40808                   
40809                   `timescale 1ps/1ps
40810                   module rsnoc_z_T_C_S_C_L_R_R_9 ( I , O );
40811                   	input  [8:0] I ;
40812                   	output [8:0] O ;
40813                   	wire  u_0   ;
40814                   	wire  u_1   ;
40815                   	wire  u_2   ;
40816                   	wire  u_3   ;
40817                   	wire  u_4   ;
40818                   	wire  u_5   ;
40819                   	wire  u_6   ;
40820                   	wire  u_7   ;
40821                   	wire  u_8   ;
40822                   	wire  u_0_0 ;
40823      1/1          	wire  u_0_1 ;
40824      1/1          	wire  u_0_2 ;
40825      <font color = "red">0/1     ==>  	wire  u_0_3 ;</font>
40826      <font color = "red">0/1     ==>  	wire  u_0_4 ;</font>
40827      <font color = "red">0/1     ==>  	wire  u_0_5 ;</font>
40828      <font color = "red">0/1     ==>  	wire  u_0_6 ;</font>
40829      <font color = "red">0/1     ==>  	wire  u_0_7 ;</font>
40830                   	wire  u_0_8 ;
40831                   	assign u_0 = I [0];
40832                   	assign u_0_8 = u_0;
40833                   	assign u_1 = I [1];
40834      1/1          	assign u_0_7 = u_1;
40835      <font color = "red">0/1     ==>  	assign u_2 = I [2];</font>
40836      <font color = "red">0/1     ==>  	assign u_0_6 = u_2;</font>
40837      <font color = "red">0/1     ==>  	assign u_3 = I [3];</font>
40838      1/1          	assign u_0_5 = u_3;
40839      <font color = "red">0/1     ==>  	assign u_4 = I [4];</font>
40840                   	assign u_0_4 = u_4;
40841                   	assign u_5 = I [5];
40842                   	assign u_0_3 = u_5;
40843                   	assign u_6 = I [6];
40844                   	assign u_0_2 = u_6;
40845                   	assign u_7 = I [7];
40846                   	assign u_0_1 = u_7;
40847                   	assign u_8 = I [8];
40848                   	assign u_0_0 = u_8;
40849                   	assign O = { u_0_8 , u_0_7 , u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
40850                   endmodule
40851                   
40852                   `timescale 1ps/1ps
40853                   module rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 (
40854                   	Gnt
40855                   ,	Rdy
40856                   ,	Req
40857                   ,	ReqArbIn
40858                   ,	Rx_0_Data
40859                   ,	Rx_0_Head
40860                   ,	Rx_0_Rdy
40861                   ,	Rx_0_Tail
40862                   ,	Rx_0_Vld
40863                   ,	Rx_1_Data
40864                   ,	Rx_1_Head
40865                   ,	Rx_1_Rdy
40866                   ,	Rx_1_Tail
40867                   ,	Rx_1_Vld
40868                   ,	Rx_2_Data
40869                   ,	Rx_2_Head
40870                   ,	Rx_2_Rdy
40871                   ,	Rx_2_Tail
40872                   ,	Rx_2_Vld
40873                   ,	Rx_3_Data
40874                   ,	Rx_3_Head
40875                   ,	Rx_3_Rdy
40876                   ,	Rx_3_Tail
40877                   ,	Rx_3_Vld
40878                   ,	Rx_4_Data
40879                   ,	Rx_4_Head
40880                   ,	Rx_4_Rdy
40881                   ,	Rx_4_Tail
40882                   ,	Rx_4_Vld
40883                   ,	Rx_5_Data
40884                   ,	Rx_5_Head
40885                   ,	Rx_5_Rdy
40886                   ,	Rx_5_Tail
40887                   ,	Rx_5_Vld
40888                   ,	Rx_6_Data
40889                   ,	Rx_6_Head
40890                   ,	Rx_6_Rdy
40891                   ,	Rx_6_Tail
40892                   ,	Rx_6_Vld
40893                   ,	Rx_7_Data
40894                   ,	Rx_7_Head
40895                   ,	Rx_7_Rdy
40896                   ,	Rx_7_Tail
40897                   ,	Rx_7_Vld
40898                   ,	Rx_8_Data
40899                   ,	Rx_8_Head
40900                   ,	Rx_8_Rdy
40901                   ,	Rx_8_Tail
40902                   ,	Rx_8_Vld
40903                   ,	RxLock
40904                   ,	Sys_Clk
40905                   ,	Sys_Clk_ClkS
40906                   ,	Sys_Clk_En
40907                   ,	Sys_Clk_EnS
40908                   ,	Sys_Clk_RetRstN
40909                   ,	Sys_Clk_RstN
40910                   ,	Sys_Clk_Tm
40911                   ,	Sys_Pwr_Idle
40912                   ,	Sys_Pwr_WakeUp
40913                   ,	Tx_Data
40914                   ,	Tx_Head
40915                   ,	Tx_Rdy
40916                   ,	Tx_Tail
40917                   ,	Tx_Vld
40918                   ,	Vld
40919                   );
40920                   	input  [8:0]   Gnt             ;
40921                   	output         Rdy             ;
40922                   	output [8:0]   Req             ;
40923                   	output [8:0]   ReqArbIn        ;
40924                   	input  [107:0] Rx_0_Data       ;
40925                   	input          Rx_0_Head       ;
40926                   	output         Rx_0_Rdy        ;
40927                   	input          Rx_0_Tail       ;
40928                   	input          Rx_0_Vld        ;
40929                   	input  [107:0] Rx_1_Data       ;
40930                   	input          Rx_1_Head       ;
40931                   	output         Rx_1_Rdy        ;
40932                   	input          Rx_1_Tail       ;
40933                   	input          Rx_1_Vld        ;
40934                   	input  [107:0] Rx_2_Data       ;
40935                   	input          Rx_2_Head       ;
40936                   	output         Rx_2_Rdy        ;
40937                   	input          Rx_2_Tail       ;
40938                   	input          Rx_2_Vld        ;
40939                   	input  [107:0] Rx_3_Data       ;
40940                   	input          Rx_3_Head       ;
40941                   	output         Rx_3_Rdy        ;
40942                   	input          Rx_3_Tail       ;
40943                   	input          Rx_3_Vld        ;
40944                   	input  [107:0] Rx_4_Data       ;
40945                   	input          Rx_4_Head       ;
40946                   	output         Rx_4_Rdy        ;
40947                   	input          Rx_4_Tail       ;
40948                   	input          Rx_4_Vld        ;
40949                   	input  [107:0] Rx_5_Data       ;
40950                   	input          Rx_5_Head       ;
40951                   	output         Rx_5_Rdy        ;
40952                   	input          Rx_5_Tail       ;
40953                   	input          Rx_5_Vld        ;
40954                   	input  [107:0] Rx_6_Data       ;
40955                   	input          Rx_6_Head       ;
40956                   	output         Rx_6_Rdy        ;
40957                   	input          Rx_6_Tail       ;
40958                   	input          Rx_6_Vld        ;
40959                   	input  [107:0] Rx_7_Data       ;
40960                   	input          Rx_7_Head       ;
40961                   	output         Rx_7_Rdy        ;
40962                   	input          Rx_7_Tail       ;
40963                   	input          Rx_7_Vld        ;
40964                   	input  [107:0] Rx_8_Data       ;
40965                   	input          Rx_8_Head       ;
40966                   	output         Rx_8_Rdy        ;
40967                   	input          Rx_8_Tail       ;
40968                   	input          Rx_8_Vld        ;
40969                   	input  [8:0]   RxLock          ;
40970                   	input          Sys_Clk         ;
40971                   	input          Sys_Clk_ClkS    ;
40972                   	input          Sys_Clk_En      ;
40973                   	input          Sys_Clk_EnS     ;
40974                   	input          Sys_Clk_RetRstN ;
40975                   	input          Sys_Clk_RstN    ;
40976                   	input          Sys_Clk_Tm      ;
40977                   	output         Sys_Pwr_Idle    ;
40978                   	output         Sys_Pwr_WakeUp  ;
40979                   	output [107:0] Tx_Data         ;
40980                   	output         Tx_Head         ;
40981                   	input          Tx_Rdy          ;
40982                   	output         Tx_Tail         ;
40983                   	output         Tx_Vld          ;
40984                   	input          Vld             ;
40985                   	wire         Free             ;
40986                   	reg  [8:0]   GntReg           ;
40987                   	wire [107:0] Int_0_Data       ;
40988                   	wire         Int_0_Head       ;
40989                   	wire         Int_0_Lock       ;
40990                   	wire         Int_0_Rdy        ;
40991                   	wire         Int_0_Tail       ;
40992                   	wire         Int_0_Vld        ;
40993                   	wire [107:0] Int_1_Data       ;
40994                   	wire         Int_1_Head       ;
40995                   	wire         Int_1_Lock       ;
40996                   	wire         Int_1_Rdy        ;
40997                   	wire         Int_1_Tail       ;
40998                   	wire         Int_1_Vld        ;
40999                   	wire [107:0] Int_2_Data       ;
41000                   	wire         Int_2_Head       ;
41001                   	wire         Int_2_Lock       ;
41002                   	wire         Int_2_Rdy        ;
41003                   	wire         Int_2_Tail       ;
41004                   	wire         Int_2_Vld        ;
41005                   	wire [107:0] Int_3_Data       ;
41006                   	wire         Int_3_Head       ;
41007                   	wire         Int_3_Lock       ;
41008                   	wire         Int_3_Rdy        ;
41009                   	wire         Int_3_Tail       ;
41010                   	wire         Int_3_Vld        ;
41011                   	wire [107:0] Int_4_Data       ;
41012                   	wire         Int_4_Head       ;
41013                   	wire         Int_4_Lock       ;
41014                   	wire         Int_4_Rdy        ;
41015                   	wire         Int_4_Tail       ;
41016                   	wire         Int_4_Vld        ;
41017                   	wire [107:0] Int_5_Data       ;
41018                   	wire         Int_5_Head       ;
41019                   	wire         Int_5_Lock       ;
41020                   	wire         Int_5_Rdy        ;
41021                   	wire         Int_5_Tail       ;
41022                   	wire         Int_5_Vld        ;
41023      1/1          	wire [107:0] Int_6_Data       ;
41024      1/1          	wire         Int_6_Head       ;
41025      1/1          	wire         Int_6_Lock       ;
41026                   	wire         Int_6_Rdy        ;
41027                   	wire         Int_6_Tail       ;
41028      1/1          	wire         Int_6_Vld        ;
41029      1/1          	wire [107:0] Int_7_Data       ;
41030      1/1          	wire         Int_7_Head       ;
41031                   	wire         Int_7_Lock       ;
41032                   	wire         Int_7_Rdy        ;
41033                   	wire         Int_7_Tail       ;
41034                   	wire         Int_7_Vld        ;
41035                   	wire [107:0] Int_8_Data       ;
41036                   	wire         Int_8_Head       ;
41037                   	wire         Int_8_Lock       ;
41038                   	wire         Int_8_Rdy        ;
41039                   	wire         Int_8_Tail       ;
41040                   	wire         Int_8_Vld        ;
41041                   	wire [8:0]   IntReq           ;
41042                   	wire         Keep             ;
41043                   	reg          Lock             ;
41044                   	wire         LockSel          ;
41045                   	wire         PwrPipe_0_Idle   ;
41046                   	wire         PwrPipe_0_WakeUp ;
41047                   	wire         PwrPipe_1_Idle   ;
41048                   	wire         PwrPipe_1_WakeUp ;
41049                   	wire         PwrPipe_2_Idle   ;
41050                   	wire         PwrPipe_2_WakeUp ;
41051                   	wire         PwrPipe_3_Idle   ;
41052                   	wire         PwrPipe_3_WakeUp ;
41053                   	wire         PwrPipe_4_Idle   ;
41054                   	wire         PwrPipe_4_WakeUp ;
41055                   	wire         PwrPipe_5_Idle   ;
41056                   	wire         PwrPipe_5_WakeUp ;
41057                   	wire         PwrPipe_6_Idle   ;
41058                   	wire         PwrPipe_6_WakeUp ;
41059                   	wire         PwrPipe_7_Idle   ;
41060                   	wire         PwrPipe_7_WakeUp ;
41061                   	wire         PwrPipe_8_Idle   ;
41062                   	wire         PwrPipe_8_WakeUp ;
41063                   	wire [8:0]   Sel              ;
41064                   	assign Sel = Keep ? GntReg : Gnt;
41065                   	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
41066                   	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
41067                   		.Rx_Data( Rx_0_Data )
41068                   	,	.Rx_Head( Rx_0_Head )
41069                   	,	.Rx_Lock( RxLock [0] )
41070                   	,	.Rx_Tail( Rx_0_Tail )
41071                   	,	.RxRdy( Rx_0_Rdy )
41072                   	,	.RxVld( Rx_0_Vld )
41073                   	,	.Sys_Clk( Sys_Clk )
41074                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
41075                   	,	.Sys_Clk_En( Sys_Clk_En )
41076                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
41077                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
41078                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
41079                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
41080                   	,	.Sys_Pwr_Idle( PwrPipe_0_Idle )
41081                   	,	.Sys_Pwr_WakeUp( PwrPipe_0_WakeUp )
41082                   	,	.Tx_Data( Int_0_Data )
41083                   	,	.Tx_Head( Int_0_Head )
41084                   	,	.Tx_Lock( Int_0_Lock )
41085                   	,	.Tx_Tail( Int_0_Tail )
41086                   	,	.TxRdy( Int_0_Rdy )
41087                   	,	.TxVld( Int_0_Vld )
41088                   	);
41089                   	assign Int_1_Rdy = Sel [1] &amp; Tx_Rdy;
41090                   	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914_0(
41091                   		.Rx_Data( Rx_1_Data )
41092                   	,	.Rx_Head( Rx_1_Head )
41093                   	,	.Rx_Lock( RxLock [1] )
41094                   	,	.Rx_Tail( Rx_1_Tail )
41095                   	,	.RxRdy( Rx_1_Rdy )
41096                   	,	.RxVld( Rx_1_Vld )
41097                   	,	.Sys_Clk( Sys_Clk )
41098                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
41099                   	,	.Sys_Clk_En( Sys_Clk_En )
41100                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
41101                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
41102                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
41103                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
41104                   	,	.Sys_Pwr_Idle( PwrPipe_1_Idle )
41105                   	,	.Sys_Pwr_WakeUp( PwrPipe_1_WakeUp )
41106                   	,	.Tx_Data( Int_1_Data )
41107                   	,	.Tx_Head( Int_1_Head )
41108                   	,	.Tx_Lock( Int_1_Lock )
41109                   	,	.Tx_Tail( Int_1_Tail )
41110                   	,	.TxRdy( Int_1_Rdy )
41111                   	,	.TxVld( Int_1_Vld )
41112                   	);
41113                   	assign Int_2_Rdy = Sel [2] &amp; Tx_Rdy;
41114                   	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914_1(
41115                   		.Rx_Data( Rx_2_Data )
41116                   	,	.Rx_Head( Rx_2_Head )
41117                   	,	.Rx_Lock( RxLock [2] )
41118                   	,	.Rx_Tail( Rx_2_Tail )
41119                   	,	.RxRdy( Rx_2_Rdy )
41120                   	,	.RxVld( Rx_2_Vld )
41121                   	,	.Sys_Clk( Sys_Clk )
41122                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
41123                   	,	.Sys_Clk_En( Sys_Clk_En )
41124                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
41125                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
41126                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
41127                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
41128                   	,	.Sys_Pwr_Idle( PwrPipe_2_Idle )
41129                   	,	.Sys_Pwr_WakeUp( PwrPipe_2_WakeUp )
41130                   	,	.Tx_Data( Int_2_Data )
41131                   	,	.Tx_Head( Int_2_Head )
41132                   	,	.Tx_Lock( Int_2_Lock )
41133                   	,	.Tx_Tail( Int_2_Tail )
41134                   	,	.TxRdy( Int_2_Rdy )
41135                   	,	.TxVld( Int_2_Vld )
41136      <font color = "grey">unreachable  </font>	);
41137      <font color = "grey">unreachable  </font>	assign Int_3_Rdy = Sel [3] &amp; Tx_Rdy;
41138      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914_2(
41139      <font color = "grey">unreachable  </font>		.Rx_Data( Rx_3_Data )
                   <font color = "red">==>  MISSING_ELSE</font>
41140      <font color = "grey">unreachable  </font>	,	.Rx_Head( Rx_3_Head )
41141      <font color = "grey">unreachable  </font>	,	.Rx_Lock( RxLock [3] )
41142      <font color = "grey">unreachable  </font>	,	.Rx_Tail( Rx_3_Tail )
41143                   	,	.RxRdy( Rx_3_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
41144                   	,	.RxVld( Rx_3_Vld )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1113.html" >rsnoc_z_H_R_G_T2_U_U_ae4df832</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40583
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40588
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40602
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40607
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40624
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40630
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40787
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41020
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1113.html" >rsnoc_z_H_R_G_T2_U_U_ae4df832</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6746</td>
<td class="rt">10</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3373</td>
<td class="rt">6</td>
<td class="rt">0.18  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3373</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1004</td>
<td class="rt">10</td>
<td class="rt">1.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">502</td>
<td class="rt">6</td>
<td class="rt">1.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">502</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">344</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5742</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2871</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2871</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d2e[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_77fb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_4e00_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1113.html" >rsnoc_z_H_R_G_T2_U_U_ae4df832</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">40787</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41020</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40580</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40585</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">40591</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40599</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40604</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40621</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">40627</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">40631</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">40656</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40745</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">40823</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">40834</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">41023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">41028</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40787      	input        Sys_Clk_En      ;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (WrapGn) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41020      	wire         Int_5_Rdy        ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_236) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40580      			u_7c15 <= #1.0 ( TblSel );
           			<font color = "green">-1-</font>                          
40581      	rsnoc_z_H_R_N_T_U_Hb_U_fc797594 uufc797594(
           <font color = "green">	==></font>
40582      		.Hdr( Hdr )
           		<font color = "red">-2-</font>           
40583      	,	.Rx_Data( Rx1_Data )
           	 	                    
40584      	,	.Rx_Head( Rx1_Head )
           	 	                    
40585      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
40586      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
40587      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
40588      	,	.Sys_Clk( Sys_Clk )
           	 	                   
40589      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
40590      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
40591      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
40592      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
40593      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
40594      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
40595      	,	.Sys_Pwr_Idle( HdrPwr_Idle )
           	 	                            
40596      	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
           	 	                                
40597      	,	.Tx_Data( Int_Data )
           	 	                    
40598      	,	.Tx_Head( Int_Head )
           	 	                    
40599      	,	.Tx_Rdy( Int_Rdy )
           	 	                  
40600      	,	.Tx_Tail( Int_Tail )
           	 	                    
40601      	,	.Tx_Vld( Int_Vld )
           	 	                  
40602      	);
           	  
40603      	assign Rx_Rdy = Rx1_Rdy;
           	                        
40604      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	                                  
40605      	assign WakeUp_Rx = Rx_Vld;
           	                          
40606      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
40607      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
40608      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	                                                               
40609      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           	                                                      
40610      	assign Tx_0_Head = Tx1_0_Head;
           	                              
40611      	assign Tx1_0_Tail = Int_Tail & { 1 { PortSel [0] }  };
           	                                                      
40612      	assign Tx_0_Tail = Tx1_0_Tail;
           	                              
40613      	assign Tx1_0_Vld = Int_Vld & PortSel [0];
           	                                         
40614      	assign Tx_0_Vld = Tx1_0_Vld;
           	                            
40615      	assign Tx1_1_Data = Int_Data & { 108 { PortSel [1] }  };
           	                                                        
40616      	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
           	                                                               
40617      	assign Tx1_1_Head = Int_Head & { 1 { PortSel [1] }  };
           	                                                      
40618      	assign Tx_1_Head = Tx1_1_Head;
           	                              
40619      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	                                                      
40620      	assign Tx_1_Tail = Tx1_1_Tail;
           	                              
40621      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	                                         
40622      	assign Tx_1_Vld = Tx1_1_Vld;
           	                            
40623      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	                                                        
40624      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
40625      	assign Tx1_2_Head = Int_Head & { 1 { PortSel [2] }  };
           	                                                      
40626      	assign Tx_2_Head = Tx1_2_Head;
           	                              
40627      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	                                                      
40628      	assign Tx_2_Tail = Tx1_2_Tail;
           	                              
40629      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	                                         
40630      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
40631      endmodule
                    
40632      
           
40633      
           
40634      
           
40635      // FlexNoC version    : 4.7.0
                                        
40636      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
40637      // Exported Structure : /Specification.Architecture.Structure
                                                                        
40638      // ExportOption       : /verilog
                                           
40639      
           
40640      `timescale 1ps/1ps
                             
40641      module rsnoc_z_T_C_S_C_L_R_Ro_I9o9 ( I , O );
                                                        
40642      	input  [8:0] I ;
           	                
40643      	output [8:0] O ;
           	                
40644      	assign O = I;
           	             
40645      endmodule
                    
40646      
           
40647      `timescale 1ps/1ps
                             
40648      module rsnoc_z_H_R_U_A_Mc_R9c0 (
                                           
40649      	ReqIn
           	     
40650      ,	ReqOut
            	      
40651      ,	Sys_Clk
            	       
40652      ,	Sys_Clk_ClkS
            	            
40653      ,	Sys_Clk_En
            	          
40654      ,	Sys_Clk_EnS
            	           
40655      ,	Sys_Clk_RetRstN
            	               
40656      ,	Sys_Clk_RstN
            	            
40657      ,	Sys_Clk_Tm
            	          
40658      ,	Sys_Pwr_Idle
            	            
40659      ,	Sys_Pwr_WakeUp
            	              
40660      );
             
40661      	input  [8:0] ReqIn           ;
           	                              
40662      	output [8:0] ReqOut          ;
           	                              
40663      	input        Sys_Clk         ;
           	                              
40664      	input        Sys_Clk_ClkS    ;
           	                              
40665      	input        Sys_Clk_En      ;
           	                              
40666      	input        Sys_Clk_EnS     ;
           	                              
40667      	input        Sys_Clk_RetRstN ;
           	                              
40668      	input        Sys_Clk_RstN    ;
           	                              
40669      	input        Sys_Clk_Tm      ;
           	                              
40670      	output       Sys_Pwr_Idle    ;
           	                              
40671      	output       Sys_Pwr_WakeUp  ;
           	                              
40672      	wire       Max     ;
           	                    
40673      	wire [8:0] ReqFilt ;
           	                    
40674      	assign ReqFilt = { 9 { Max }  } & { ReqIn };
           	                                            
40675      	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
           	                                                            
40676      	rsnoc_z_T_C_S_C_L_R_Ro_I9o9 uro( .I( ReqFilt ) , .O( ReqOut ) );
           	                                                                
40677      	assign Sys_Pwr_Idle = 1'b1;
           	                           
40678      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
40679      endmodule
                    
40680      
           
40681      `timescale 1ps/1ps
                             
40682      module rsnoc_z_T_C_S_C_L_R_Ro_I18o9 ( I , O );
                                                         
40683      	input  [17:0] I ;
           	                 
40684      	output [8:0]  O ;
           	                 
40685      	assign O = I [17:9] | I [8:0];
           	                              
40686      endmodule
                    
40687      
           
40688      `timescale 1ps/1ps
                             
40689      module rsnoc_z_T_C_S_C_L_R_S_L_18 ( I , O );
                                                       
40690      	input  [17:0] I ;
           	                 
40691      	output [17:0] O ;
           	                 
40692      	wire  u_13   ;
           	              
40693      	wire  u_163  ;
           	              
40694      	wire  u_1a96 ;
           	              
40695      	wire  u_2    ;
           	              
40696      	wire  u_214c ;
           	              
40697      	wire  u_30d1 ;
           	              
40698      	wire  u_36   ;
           	              
40699      	wire  u_5788 ;
           	              
40700      	wire  u_6100 ;
           	              
40701      	wire  u_62cb ;
           	              
40702      	wire  u_7466 ;
           	              
40703      	wire  u_7732 ;
           	              
40704      	wire  u_83   ;
           	              
40705      	wire  u_880e ;
           	              
40706      	wire  u_92b3 ;
           	              
40707      	wire  u_ad7f ;
           	              
40708      	wire  u_c140 ;
           	              
40709      	wire  u_ce62 ;
           	              
40710      	wire  u_d3b8 ;
           	              
40711      	wire  u_d73  ;
           	              
40712      	wire  u_db45 ;
           	              
40713      	wire  u_ddb1 ;
           	              
40714      	wire  u_e90  ;
           	              
40715      	wire  u_f3ad ;
           	              
40716      	wire  u_ff71 ;
           	              
40717      	assign u_d73 = I [0];
           	                     
40718      	assign u_214c = u_d73 | I [1];
           	                              
40719      	assign u_ddb1 = I [2];
           	                      
40720      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
40721      	assign u_c140 = I [4];
           	                      
40722      	assign u_7466 = u_c140 | I [5];
           	                               
40723      	assign u_6100 = I [6];
           	                      
40724      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
40725      	assign u_880e = I [8];
           	                      
40726      	assign u_db45 = u_880e | I [9];
           	                               
40727      	assign u_62cb = I [10];
           	                       
40728      	assign u_1a96 = u_db45 | u_62cb | I [11];
           	                                         
40729      	assign u_5788 = I [12];
           	                       
40730      	assign u_d3b8 = u_5788 | I [13];
           	                                
40731      	assign u_30d1 = I [14];
           	                       
40732      	assign u_e90 = u_7732 | u_1a96 | u_d3b8 | u_30d1 | I [15];
           	                                                          
40733      	assign u_83 = ~ u_e90;
           	                      
40734      	assign u_163 = I [16];
           	                      
40735      	assign u_36 = ~ u_7732;
           	                       
40736      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
40737      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
40738      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
40739      	assign u_13 = ~ u_ff71;
           	                       
40740      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
40741      	assign u_2 = ~ u_214c;
           	                      
40742      	assign O =
           	          
40743      		{		u_83 & ~ u_163 & I [17]
           		 		                       
40744      		,	u_83 & I [16]
           		 	             
40745      		,		u_92b3 & ~ u_30d1 & I [15]
           		 		                          
40746      		,	u_92b3 & I [14]
           		 	               
40747      		,		u_f3ad & ~ u_5788 & I [13]
           		 		                          
40748      		,	u_f3ad & I [12]
           		 	               
40749      		,		u_ad7f & ~ u_62cb & I [11]
           		 		                          
40750      		,	u_ad7f & I [10]
           		 	               
40751      		,		u_36 & ~ u_880e & I [9]
           		 		                       
40752      		,	u_36 & I [8]
           		 	            
40753      		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
40754      		,	u_ce62 & I [6]
           		 	              
40755      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
40756      		,	u_13 & I [4]
           		 	            
40757      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
40758      		,	u_2 & I [2]
           		 	           
40759      		,		~ u_d73 & I [1]
           		 		               
40760      		,	I [0]
           		 	     
40761      		};
           		  
40762      endmodule
                    
40763      
           
40764      `timescale 1ps/1ps
                             
40765      module rsnoc_z_H_R_U_A_S_fe09775f_R9 (
                                                 
40766      	Gnt
           	   
40767      ,	Rdy
            	   
40768      ,	Req
            	   
40769      ,	ReqArbIn
            	        
40770      ,	Sys_Clk
            	       
40771      ,	Sys_Clk_ClkS
            	            
40772      ,	Sys_Clk_En
            	          
40773      ,	Sys_Clk_EnS
            	           
40774      ,	Sys_Clk_RetRstN
            	               
40775      ,	Sys_Clk_RstN
            	            
40776      ,	Sys_Clk_Tm
            	          
40777      ,	Sys_Pwr_Idle
            	            
40778      ,	Sys_Pwr_WakeUp
            	              
40779      ,	Vld
            	   
40780      );
             
40781      	output [8:0] Gnt             ;
           	                              
40782      	input        Rdy             ;
           	                              
40783      	input  [8:0] Req             ;
           	                              
40784      	input  [8:0] ReqArbIn        ;
           	                              
40785      	input        Sys_Clk         ;
           	                              
40786      	input        Sys_Clk_ClkS    ;
           	                              
40787      	input        Sys_Clk_En      ;
           	                              
40788      	input        Sys_Clk_EnS     ;
           	                              
40789      	input        Sys_Clk_RetRstN ;
           	                              
40790      	input        Sys_Clk_RstN    ;
           	                              
40791      	input        Sys_Clk_Tm      ;
           	                              
40792      	output       Sys_Pwr_Idle    ;
           	                              
40793      	output       Sys_Pwr_WakeUp  ;
           	                              
40794      	output       Vld             ;
           	                              
40795      	wire [17:0] u_fabc ;
           	                    
40796      	reg  [8:0]  Masks  ;
           	                    
40797      	assign Vld = ( | Req );
           	                       
40798      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
40799      		if ( ! Sys_Clk_RstN )
           		                     
40800      			Masks <= #1.0 ( 9'b111111111 );
           			                               
40801      		else if ( Vld & Rdy )
           		                     
40802      			Masks <= #1.0 ( { Gnt [7:0] - 8'b00000001 , 1'b1 } );
           			                                                     
40803      	rsnoc_z_T_C_S_C_L_R_S_L_18 usl( .I( { Req , Req & ~ Masks } ) , .O( u_fabc ) );
           	                                                                               
40804      	rsnoc_z_T_C_S_C_L_R_Ro_I18o9 uro( .I( u_fabc ) , .O( Gnt ) );
           	                                                             
40805      	assign Sys_Pwr_Idle = 1'b1;
           	                           
40806      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
40807      endmodule
                    
40808      
           
40809      `timescale 1ps/1ps
                             
40810      module rsnoc_z_T_C_S_C_L_R_R_9 ( I , O );
                                                    
40811      	input  [8:0] I ;
           	                
40812      	output [8:0] O ;
           	                
40813      	wire  u_0   ;
           	             
40814      	wire  u_1   ;
           	             
40815      	wire  u_2   ;
           	             
40816      	wire  u_3   ;
           	             
40817      	wire  u_4   ;
           	             
40818      	wire  u_5   ;
           	             
40819      	wire  u_6   ;
           	             
40820      	wire  u_7   ;
           	             
40821      	wire  u_8   ;
           	             
40822      	wire  u_0_0 ;
           	             
40823      	wire  u_0_1 ;
           	             
40824      	wire  u_0_2 ;
           	             
40825      	wire  u_0_3 ;
           	             
40826      	wire  u_0_4 ;
           	             
40827      	wire  u_0_5 ;
           	             
40828      	wire  u_0_6 ;
           	             
40829      	wire  u_0_7 ;
           	             
40830      	wire  u_0_8 ;
           	             
40831      	assign u_0 = I [0];
           	                   
40832      	assign u_0_8 = u_0;
           	                   
40833      	assign u_1 = I [1];
           	                   
40834      	assign u_0_7 = u_1;
           	                   
40835      	assign u_2 = I [2];
           	                   
40836      	assign u_0_6 = u_2;
           	                   
40837      	assign u_3 = I [3];
           	                   
40838      	assign u_0_5 = u_3;
           	                   
40839      	assign u_4 = I [4];
           	                   
40840      	assign u_0_4 = u_4;
           	                   
40841      	assign u_5 = I [5];
           	                   
40842      	assign u_0_3 = u_5;
           	                   
40843      	assign u_6 = I [6];
           	                   
40844      	assign u_0_2 = u_6;
           	                   
40845      	assign u_7 = I [7];
           	                   
40846      	assign u_0_1 = u_7;
           	                   
40847      	assign u_8 = I [8];
           	                   
40848      	assign u_0_0 = u_8;
           	                   
40849      	assign O = { u_0_8 , u_0_7 , u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                                     
40850      endmodule
                    
40851      
           
40852      `timescale 1ps/1ps
                             
40853      module rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 (
                                                       
40854      	Gnt
           	   
40855      ,	Rdy
            	   
40856      ,	Req
            	   
40857      ,	ReqArbIn
            	        
40858      ,	Rx_0_Data
            	         
40859      ,	Rx_0_Head
            	         
40860      ,	Rx_0_Rdy
            	        
40861      ,	Rx_0_Tail
            	         
40862      ,	Rx_0_Vld
            	        
40863      ,	Rx_1_Data
            	         
40864      ,	Rx_1_Head
            	         
40865      ,	Rx_1_Rdy
            	        
40866      ,	Rx_1_Tail
            	         
40867      ,	Rx_1_Vld
            	        
40868      ,	Rx_2_Data
            	         
40869      ,	Rx_2_Head
            	         
40870      ,	Rx_2_Rdy
            	        
40871      ,	Rx_2_Tail
            	         
40872      ,	Rx_2_Vld
            	        
40873      ,	Rx_3_Data
            	         
40874      ,	Rx_3_Head
            	         
40875      ,	Rx_3_Rdy
            	        
40876      ,	Rx_3_Tail
            	         
40877      ,	Rx_3_Vld
            	        
40878      ,	Rx_4_Data
            	         
40879      ,	Rx_4_Head
            	         
40880      ,	Rx_4_Rdy
            	        
40881      ,	Rx_4_Tail
            	         
40882      ,	Rx_4_Vld
            	        
40883      ,	Rx_5_Data
            	         
40884      ,	Rx_5_Head
            	         
40885      ,	Rx_5_Rdy
            	        
40886      ,	Rx_5_Tail
            	         
40887      ,	Rx_5_Vld
            	        
40888      ,	Rx_6_Data
            	         
40889      ,	Rx_6_Head
            	         
40890      ,	Rx_6_Rdy
            	        
40891      ,	Rx_6_Tail
            	         
40892      ,	Rx_6_Vld
            	        
40893      ,	Rx_7_Data
            	         
40894      ,	Rx_7_Head
            	         
40895      ,	Rx_7_Rdy
            	        
40896      ,	Rx_7_Tail
            	         
40897      ,	Rx_7_Vld
            	        
40898      ,	Rx_8_Data
            	         
40899      ,	Rx_8_Head
            	         
40900      ,	Rx_8_Rdy
            	        
40901      ,	Rx_8_Tail
            	         
40902      ,	Rx_8_Vld
            	        
40903      ,	RxLock
            	      
40904      ,	Sys_Clk
            	       
40905      ,	Sys_Clk_ClkS
            	            
40906      ,	Sys_Clk_En
            	          
40907      ,	Sys_Clk_EnS
            	           
40908      ,	Sys_Clk_RetRstN
            	               
40909      ,	Sys_Clk_RstN
            	            
40910      ,	Sys_Clk_Tm
            	          
40911      ,	Sys_Pwr_Idle
            	            
40912      ,	Sys_Pwr_WakeUp
            	              
40913      ,	Tx_Data
            	       
40914      ,	Tx_Head
            	       
40915      ,	Tx_Rdy
            	      
40916      ,	Tx_Tail
            	       
40917      ,	Tx_Vld
            	      
40918      ,	Vld
            	   
40919      );
             
40920      	input  [8:0]   Gnt             ;
           	                                
40921      	output         Rdy             ;
           	                                
40922      	output [8:0]   Req             ;
           	                                
40923      	output [8:0]   ReqArbIn        ;
           	                                
40924      	input  [107:0] Rx_0_Data       ;
           	                                
40925      	input          Rx_0_Head       ;
           	                                
40926      	output         Rx_0_Rdy        ;
           	                                
40927      	input          Rx_0_Tail       ;
           	                                
40928      	input          Rx_0_Vld        ;
           	                                
40929      	input  [107:0] Rx_1_Data       ;
           	                                
40930      	input          Rx_1_Head       ;
           	                                
40931      	output         Rx_1_Rdy        ;
           	                                
40932      	input          Rx_1_Tail       ;
           	                                
40933      	input          Rx_1_Vld        ;
           	                                
40934      	input  [107:0] Rx_2_Data       ;
           	                                
40935      	input          Rx_2_Head       ;
           	                                
40936      	output         Rx_2_Rdy        ;
           	                                
40937      	input          Rx_2_Tail       ;
           	                                
40938      	input          Rx_2_Vld        ;
           	                                
40939      	input  [107:0] Rx_3_Data       ;
           	                                
40940      	input          Rx_3_Head       ;
           	                                
40941      	output         Rx_3_Rdy        ;
           	                                
40942      	input          Rx_3_Tail       ;
           	                                
40943      	input          Rx_3_Vld        ;
           	                                
40944      	input  [107:0] Rx_4_Data       ;
           	                                
40945      	input          Rx_4_Head       ;
           	                                
40946      	output         Rx_4_Rdy        ;
           	                                
40947      	input          Rx_4_Tail       ;
           	                                
40948      	input          Rx_4_Vld        ;
           	                                
40949      	input  [107:0] Rx_5_Data       ;
           	                                
40950      	input          Rx_5_Head       ;
           	                                
40951      	output         Rx_5_Rdy        ;
           	                                
40952      	input          Rx_5_Tail       ;
           	                                
40953      	input          Rx_5_Vld        ;
           	                                
40954      	input  [107:0] Rx_6_Data       ;
           	                                
40955      	input          Rx_6_Head       ;
           	                                
40956      	output         Rx_6_Rdy        ;
           	                                
40957      	input          Rx_6_Tail       ;
           	                                
40958      	input          Rx_6_Vld        ;
           	                                
40959      	input  [107:0] Rx_7_Data       ;
           	                                
40960      	input          Rx_7_Head       ;
           	                                
40961      	output         Rx_7_Rdy        ;
           	                                
40962      	input          Rx_7_Tail       ;
           	                                
40963      	input          Rx_7_Vld        ;
           	                                
40964      	input  [107:0] Rx_8_Data       ;
           	                                
40965      	input          Rx_8_Head       ;
           	                                
40966      	output         Rx_8_Rdy        ;
           	                                
40967      	input          Rx_8_Tail       ;
           	                                
40968      	input          Rx_8_Vld        ;
           	                                
40969      	input  [8:0]   RxLock          ;
           	                                
40970      	input          Sys_Clk         ;
           	                                
40971      	input          Sys_Clk_ClkS    ;
           	                                
40972      	input          Sys_Clk_En      ;
           	                                
40973      	input          Sys_Clk_EnS     ;
           	                                
40974      	input          Sys_Clk_RetRstN ;
           	                                
40975      	input          Sys_Clk_RstN    ;
           	                                
40976      	input          Sys_Clk_Tm      ;
           	                                
40977      	output         Sys_Pwr_Idle    ;
           	                                
40978      	output         Sys_Pwr_WakeUp  ;
           	                                
40979      	output [107:0] Tx_Data         ;
           	                                
40980      	output         Tx_Head         ;
           	                                
40981      	input          Tx_Rdy          ;
           	                                
40982      	output         Tx_Tail         ;
           	                                
40983      	output         Tx_Vld          ;
           	                                
40984      	input          Vld             ;
           	                                
40985      	wire         Free             ;
           	                               
40986      	reg  [8:0]   GntReg           ;
           	                               
40987      	wire [107:0] Int_0_Data       ;
           	                               
40988      	wire         Int_0_Head       ;
           	                               
40989      	wire         Int_0_Lock       ;
           	                               
40990      	wire         Int_0_Rdy        ;
           	                               
40991      	wire         Int_0_Tail       ;
           	                               
40992      	wire         Int_0_Vld        ;
           	                               
40993      	wire [107:0] Int_1_Data       ;
           	                               
40994      	wire         Int_1_Head       ;
           	                               
40995      	wire         Int_1_Lock       ;
           	                               
40996      	wire         Int_1_Rdy        ;
           	                               
40997      	wire         Int_1_Tail       ;
           	                               
40998      	wire         Int_1_Vld        ;
           	                               
40999      	wire [107:0] Int_2_Data       ;
           	                               
41000      	wire         Int_2_Head       ;
           	                               
41001      	wire         Int_2_Lock       ;
           	                               
41002      	wire         Int_2_Rdy        ;
           	                               
41003      	wire         Int_2_Tail       ;
           	                               
41004      	wire         Int_2_Vld        ;
           	                               
41005      	wire [107:0] Int_3_Data       ;
           	                               
41006      	wire         Int_3_Head       ;
           	                               
41007      	wire         Int_3_Lock       ;
           	                               
41008      	wire         Int_3_Rdy        ;
           	                               
41009      	wire         Int_3_Tail       ;
           	                               
41010      	wire         Int_3_Vld        ;
           	                               
41011      	wire [107:0] Int_4_Data       ;
           	                               
41012      	wire         Int_4_Head       ;
           	                               
41013      	wire         Int_4_Lock       ;
           	                               
41014      	wire         Int_4_Rdy        ;
           	                               
41015      	wire         Int_4_Tail       ;
           	                               
41016      	wire         Int_4_Vld        ;
           	                               
41017      	wire [107:0] Int_5_Data       ;
           	                               
41018      	wire         Int_5_Head       ;
           	                               
41019      	wire         Int_5_Lock       ;
           	                               
41020      	wire         Int_5_Rdy        ;
           	                               
41021      	wire         Int_5_Tail       ;
           	                               
41022      	wire         Int_5_Vld        ;
           	                               
41023      	wire [107:0] Int_6_Data       ;
           	                               
41024      	wire         Int_6_Head       ;
           	                               
41025      	wire         Int_6_Lock       ;
           	                               
41026      	wire         Int_6_Rdy        ;
           	                               
41027      	wire         Int_6_Tail       ;
           	                               
41028      	wire         Int_6_Vld        ;
           	                               
41029      	wire [107:0] Int_7_Data       ;
           	                               
41030      	wire         Int_7_Head       ;
           	                               
41031      	wire         Int_7_Lock       ;
           	                               
41032      	wire         Int_7_Rdy        ;
           	                               
41033      	wire         Int_7_Tail       ;
           	                               
41034      	wire         Int_7_Vld        ;
           	                               
41035      	wire [107:0] Int_8_Data       ;
           	                               
41036      	wire         Int_8_Head       ;
           	                               
41037      	wire         Int_8_Lock       ;
           	                               
41038      	wire         Int_8_Rdy        ;
           	                               
41039      	wire         Int_8_Tail       ;
           	                               
41040      	wire         Int_8_Vld        ;
           	                               
41041      	wire [8:0]   IntReq           ;
           	                               
41042      	wire         Keep             ;
           	                               
41043      	reg          Lock             ;
           	                               
41044      	wire         LockSel          ;
           	                               
41045      	wire         PwrPipe_0_Idle   ;
           	                               
41046      	wire         PwrPipe_0_WakeUp ;
           	                               
41047      	wire         PwrPipe_1_Idle   ;
           	                               
41048      	wire         PwrPipe_1_WakeUp ;
           	                               
41049      	wire         PwrPipe_2_Idle   ;
           	                               
41050      	wire         PwrPipe_2_WakeUp ;
           	                               
41051      	wire         PwrPipe_3_Idle   ;
           	                               
41052      	wire         PwrPipe_3_WakeUp ;
           	                               
41053      	wire         PwrPipe_4_Idle   ;
           	                               
41054      	wire         PwrPipe_4_WakeUp ;
           	                               
41055      	wire         PwrPipe_5_Idle   ;
           	                               
41056      	wire         PwrPipe_5_WakeUp ;
           	                               
41057      	wire         PwrPipe_6_Idle   ;
           	                               
41058      	wire         PwrPipe_6_WakeUp ;
           	                               
41059      	wire         PwrPipe_7_Idle   ;
           	                               
41060      	wire         PwrPipe_7_WakeUp ;
           	                               
41061      	wire         PwrPipe_8_Idle   ;
           	                               
41062      	wire         PwrPipe_8_WakeUp ;
           	                               
41063      	wire [8:0]   Sel              ;
           	                               
41064      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-3-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40585      	,	.Rx_Rdy( Rx1_Rdy )
           	<font color = "green">-1-</font> 	                  
40586      	,	.Rx_Tail( Rx1_Tail )
           <font color = "green">	==></font>
40587      	,	.Rx_Vld( Rx1_Vld )
           	<font color = "red">-2-</font> 	                  
40588      	,	.Sys_Clk( Sys_Clk )
           	 	                   
40589      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
40590      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
40591      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
40592      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
40593      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
40594      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
40595      	,	.Sys_Pwr_Idle( HdrPwr_Idle )
           	 	                            
40596      	,	.Sys_Pwr_WakeUp( HdrPwr_WakeUp )
           	 	                                
40597      	,	.Tx_Data( Int_Data )
           	 	                    
40598      	,	.Tx_Head( Int_Head )
           	 	                    
40599      	,	.Tx_Rdy( Int_Rdy )
           	 	                  
40600      	,	.Tx_Tail( Int_Tail )
           	 	                    
40601      	,	.Tx_Vld( Int_Vld )
           	 	                  
40602      	);
           	  
40603      	assign Rx_Rdy = Rx1_Rdy;
           	                        
40604      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	                                  
40605      	assign WakeUp_Rx = Rx_Vld;
           	                          
40606      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
40607      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
40608      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	                                                               
40609      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           	                                                      
40610      	assign Tx_0_Head = Tx1_0_Head;
           	                              
40611      	assign Tx1_0_Tail = Int_Tail & { 1 { PortSel [0] }  };
           	                                                      
40612      	assign Tx_0_Tail = Tx1_0_Tail;
           	                              
40613      	assign Tx1_0_Vld = Int_Vld & PortSel [0];
           	                                         
40614      	assign Tx_0_Vld = Tx1_0_Vld;
           	                            
40615      	assign Tx1_1_Data = Int_Data & { 108 { PortSel [1] }  };
           	                                                        
40616      	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
           	                                                               
40617      	assign Tx1_1_Head = Int_Head & { 1 { PortSel [1] }  };
           	                                                      
40618      	assign Tx_1_Head = Tx1_1_Head;
           	                              
40619      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	                                                      
40620      	assign Tx_1_Tail = Tx1_1_Tail;
           	                              
40621      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	                                         
40622      	assign Tx_1_Vld = Tx1_1_Vld;
           	                            
40623      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	                                                        
40624      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
40625      	assign Tx1_2_Head = Int_Head & { 1 { PortSel [2] }  };
           	                                                      
40626      	assign Tx_2_Head = Tx1_2_Head;
           	                              
40627      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	                                                      
40628      	assign Tx_2_Tail = Tx1_2_Tail;
           	                              
40629      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	                                         
40630      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
40631      endmodule
                    
40632      
           
40633      
           
40634      
           
40635      // FlexNoC version    : 4.7.0
                                        
40636      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
40637      // Exported Structure : /Specification.Architecture.Structure
                                                                        
40638      // ExportOption       : /verilog
                                           
40639      
           
40640      `timescale 1ps/1ps
                             
40641      module rsnoc_z_T_C_S_C_L_R_Ro_I9o9 ( I , O );
                                                        
40642      	input  [8:0] I ;
           	                
40643      	output [8:0] O ;
           	                
40644      	assign O = I;
           	             
40645      endmodule
                    
40646      
           
40647      `timescale 1ps/1ps
                             
40648      module rsnoc_z_H_R_U_A_Mc_R9c0 (
                                           
40649      	ReqIn
           	     
40650      ,	ReqOut
            	      
40651      ,	Sys_Clk
            	       
40652      ,	Sys_Clk_ClkS
            	            
40653      ,	Sys_Clk_En
            	          
40654      ,	Sys_Clk_EnS
            	           
40655      ,	Sys_Clk_RetRstN
            	               
40656      ,	Sys_Clk_RstN
            	            
40657      ,	Sys_Clk_Tm
            	          
40658      ,	Sys_Pwr_Idle
            	            
40659      ,	Sys_Pwr_WakeUp
            	              
40660      );
             
40661      	input  [8:0] ReqIn           ;
           	                              
40662      	output [8:0] ReqOut          ;
           	                              
40663      	input        Sys_Clk         ;
           	                              
40664      	input        Sys_Clk_ClkS    ;
           	                              
40665      	input        Sys_Clk_En      ;
           	                              
40666      	input        Sys_Clk_EnS     ;
           	                              
40667      	input        Sys_Clk_RetRstN ;
           	                              
40668      	input        Sys_Clk_RstN    ;
           	                              
40669      	input        Sys_Clk_Tm      ;
           	                              
40670      	output       Sys_Pwr_Idle    ;
           	                              
40671      	output       Sys_Pwr_WakeUp  ;
           	                              
40672      	wire       Max     ;
           	                    
40673      	wire [8:0] ReqFilt ;
           	                    
40674      	assign ReqFilt = { 9 { Max }  } & { ReqIn };
           	                                            
40675      	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
           	                                                            
40676      	rsnoc_z_T_C_S_C_L_R_Ro_I9o9 uro( .I( ReqFilt ) , .O( ReqOut ) );
           	                                                                
40677      	assign Sys_Pwr_Idle = 1'b1;
           	                           
40678      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
40679      endmodule
                    
40680      
           
40681      `timescale 1ps/1ps
                             
40682      module rsnoc_z_T_C_S_C_L_R_Ro_I18o9 ( I , O );
                                                         
40683      	input  [17:0] I ;
           	                 
40684      	output [8:0]  O ;
           	                 
40685      	assign O = I [17:9] | I [8:0];
           	                              
40686      endmodule
                    
40687      
           
40688      `timescale 1ps/1ps
                             
40689      module rsnoc_z_T_C_S_C_L_R_S_L_18 ( I , O );
                                                       
40690      	input  [17:0] I ;
           	                 
40691      	output [17:0] O ;
           	                 
40692      	wire  u_13   ;
           	              
40693      	wire  u_163  ;
           	              
40694      	wire  u_1a96 ;
           	              
40695      	wire  u_2    ;
           	              
40696      	wire  u_214c ;
           	              
40697      	wire  u_30d1 ;
           	              
40698      	wire  u_36   ;
           	              
40699      	wire  u_5788 ;
           	              
40700      	wire  u_6100 ;
           	              
40701      	wire  u_62cb ;
           	              
40702      	wire  u_7466 ;
           	              
40703      	wire  u_7732 ;
           	              
40704      	wire  u_83   ;
           	              
40705      	wire  u_880e ;
           	              
40706      	wire  u_92b3 ;
           	              
40707      	wire  u_ad7f ;
           	              
40708      	wire  u_c140 ;
           	              
40709      	wire  u_ce62 ;
           	              
40710      	wire  u_d3b8 ;
           	              
40711      	wire  u_d73  ;
           	              
40712      	wire  u_db45 ;
           	              
40713      	wire  u_ddb1 ;
           	              
40714      	wire  u_e90  ;
           	              
40715      	wire  u_f3ad ;
           	              
40716      	wire  u_ff71 ;
           	              
40717      	assign u_d73 = I [0];
           	                     
40718      	assign u_214c = u_d73 | I [1];
           	                              
40719      	assign u_ddb1 = I [2];
           	                      
40720      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
40721      	assign u_c140 = I [4];
           	                      
40722      	assign u_7466 = u_c140 | I [5];
           	                               
40723      	assign u_6100 = I [6];
           	                      
40724      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
40725      	assign u_880e = I [8];
           	                      
40726      	assign u_db45 = u_880e | I [9];
           	                               
40727      	assign u_62cb = I [10];
           	                       
40728      	assign u_1a96 = u_db45 | u_62cb | I [11];
           	                                         
40729      	assign u_5788 = I [12];
           	                       
40730      	assign u_d3b8 = u_5788 | I [13];
           	                                
40731      	assign u_30d1 = I [14];
           	                       
40732      	assign u_e90 = u_7732 | u_1a96 | u_d3b8 | u_30d1 | I [15];
           	                                                          
40733      	assign u_83 = ~ u_e90;
           	                      
40734      	assign u_163 = I [16];
           	                      
40735      	assign u_36 = ~ u_7732;
           	                       
40736      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
40737      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
40738      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
40739      	assign u_13 = ~ u_ff71;
           	                       
40740      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
40741      	assign u_2 = ~ u_214c;
           	                      
40742      	assign O =
           	          
40743      		{		u_83 & ~ u_163 & I [17]
           		 		                       
40744      		,	u_83 & I [16]
           		 	             
40745      		,		u_92b3 & ~ u_30d1 & I [15]
           		 		                          
40746      		,	u_92b3 & I [14]
           		 	               
40747      		,		u_f3ad & ~ u_5788 & I [13]
           		 		                          
40748      		,	u_f3ad & I [12]
           		 	               
40749      		,		u_ad7f & ~ u_62cb & I [11]
           		 		                          
40750      		,	u_ad7f & I [10]
           		 	               
40751      		,		u_36 & ~ u_880e & I [9]
           		 		                       
40752      		,	u_36 & I [8]
           		 	            
40753      		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
40754      		,	u_ce62 & I [6]
           		 	              
40755      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
40756      		,	u_13 & I [4]
           		 	            
40757      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
40758      		,	u_2 & I [2]
           		 	           
40759      		,		~ u_d73 & I [1]
           		 		               
40760      		,	I [0]
           		 	     
40761      		};
           		  
40762      endmodule
                    
40763      
           
40764      `timescale 1ps/1ps
                             
40765      module rsnoc_z_H_R_U_A_S_fe09775f_R9 (
                                                 
40766      	Gnt
           	   
40767      ,	Rdy
            	   
40768      ,	Req
            	   
40769      ,	ReqArbIn
            	        
40770      ,	Sys_Clk
            	       
40771      ,	Sys_Clk_ClkS
            	            
40772      ,	Sys_Clk_En
            	          
40773      ,	Sys_Clk_EnS
            	           
40774      ,	Sys_Clk_RetRstN
            	               
40775      ,	Sys_Clk_RstN
            	            
40776      ,	Sys_Clk_Tm
            	          
40777      ,	Sys_Pwr_Idle
            	            
40778      ,	Sys_Pwr_WakeUp
            	              
40779      ,	Vld
            	   
40780      );
             
40781      	output [8:0] Gnt             ;
           	                              
40782      	input        Rdy             ;
           	                              
40783      	input  [8:0] Req             ;
           	                              
40784      	input  [8:0] ReqArbIn        ;
           	                              
40785      	input        Sys_Clk         ;
           	                              
40786      	input        Sys_Clk_ClkS    ;
           	                              
40787      	input        Sys_Clk_En      ;
           	                              
40788      	input        Sys_Clk_EnS     ;
           	                              
40789      	input        Sys_Clk_RetRstN ;
           	                              
40790      	input        Sys_Clk_RstN    ;
           	                              
40791      	input        Sys_Clk_Tm      ;
           	                              
40792      	output       Sys_Pwr_Idle    ;
           	                              
40793      	output       Sys_Pwr_WakeUp  ;
           	                              
40794      	output       Vld             ;
           	                              
40795      	wire [17:0] u_fabc ;
           	                    
40796      	reg  [8:0]  Masks  ;
           	                    
40797      	assign Vld = ( | Req );
           	                       
40798      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
40799      		if ( ! Sys_Clk_RstN )
           		                     
40800      			Masks <= #1.0 ( 9'b111111111 );
           			                               
40801      		else if ( Vld & Rdy )
           		                     
40802      			Masks <= #1.0 ( { Gnt [7:0] - 8'b00000001 , 1'b1 } );
           			                                                     
40803      	rsnoc_z_T_C_S_C_L_R_S_L_18 usl( .I( { Req , Req & ~ Masks } ) , .O( u_fabc ) );
           	                                                                               
40804      	rsnoc_z_T_C_S_C_L_R_Ro_I18o9 uro( .I( u_fabc ) , .O( Gnt ) );
           	                                                             
40805      	assign Sys_Pwr_Idle = 1'b1;
           	                           
40806      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
40807      endmodule
                    
40808      
           
40809      `timescale 1ps/1ps
                             
40810      module rsnoc_z_T_C_S_C_L_R_R_9 ( I , O );
                                                    
40811      	input  [8:0] I ;
           	                
40812      	output [8:0] O ;
           	                
40813      	wire  u_0   ;
           	             
40814      	wire  u_1   ;
           	             
40815      	wire  u_2   ;
           	             
40816      	wire  u_3   ;
           	             
40817      	wire  u_4   ;
           	             
40818      	wire  u_5   ;
           	             
40819      	wire  u_6   ;
           	             
40820      	wire  u_7   ;
           	             
40821      	wire  u_8   ;
           	             
40822      	wire  u_0_0 ;
           	             
40823      	wire  u_0_1 ;
           	             
40824      	wire  u_0_2 ;
           	             
40825      	wire  u_0_3 ;
           	             
40826      	wire  u_0_4 ;
           	             
40827      	wire  u_0_5 ;
           	             
40828      	wire  u_0_6 ;
           	             
40829      	wire  u_0_7 ;
           	             
40830      	wire  u_0_8 ;
           	             
40831      	assign u_0 = I [0];
           	                   
40832      	assign u_0_8 = u_0;
           	                   
40833      	assign u_1 = I [1];
           	                   
40834      	assign u_0_7 = u_1;
           	                   
40835      	assign u_2 = I [2];
           	                   
40836      	assign u_0_6 = u_2;
           	                   
40837      	assign u_3 = I [3];
           	                   
40838      	assign u_0_5 = u_3;
           	                   
40839      	assign u_4 = I [4];
           	                   
40840      	assign u_0_4 = u_4;
           	                   
40841      	assign u_5 = I [5];
           	                   
40842      	assign u_0_3 = u_5;
           	                   
40843      	assign u_6 = I [6];
           	                   
40844      	assign u_0_2 = u_6;
           	                   
40845      	assign u_7 = I [7];
           	                   
40846      	assign u_0_1 = u_7;
           	                   
40847      	assign u_8 = I [8];
           	                   
40848      	assign u_0_0 = u_8;
           	                   
40849      	assign O = { u_0_8 , u_0_7 , u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                                     
40850      endmodule
                    
40851      
           
40852      `timescale 1ps/1ps
                             
40853      module rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 (
                                                       
40854      	Gnt
           	   
40855      ,	Rdy
            	   
40856      ,	Req
            	   
40857      ,	ReqArbIn
            	        
40858      ,	Rx_0_Data
            	         
40859      ,	Rx_0_Head
            	         
40860      ,	Rx_0_Rdy
            	        
40861      ,	Rx_0_Tail
            	         
40862      ,	Rx_0_Vld
            	        
40863      ,	Rx_1_Data
            	         
40864      ,	Rx_1_Head
            	         
40865      ,	Rx_1_Rdy
            	        
40866      ,	Rx_1_Tail
            	         
40867      ,	Rx_1_Vld
            	        
40868      ,	Rx_2_Data
            	         
40869      ,	Rx_2_Head
            	         
40870      ,	Rx_2_Rdy
            	        
40871      ,	Rx_2_Tail
            	         
40872      ,	Rx_2_Vld
            	        
40873      ,	Rx_3_Data
            	         
40874      ,	Rx_3_Head
            	         
40875      ,	Rx_3_Rdy
            	        
40876      ,	Rx_3_Tail
            	         
40877      ,	Rx_3_Vld
            	        
40878      ,	Rx_4_Data
            	         
40879      ,	Rx_4_Head
            	         
40880      ,	Rx_4_Rdy
            	        
40881      ,	Rx_4_Tail
            	         
40882      ,	Rx_4_Vld
            	        
40883      ,	Rx_5_Data
            	         
40884      ,	Rx_5_Head
            	         
40885      ,	Rx_5_Rdy
            	        
40886      ,	Rx_5_Tail
            	         
40887      ,	Rx_5_Vld
            	        
40888      ,	Rx_6_Data
            	         
40889      ,	Rx_6_Head
            	         
40890      ,	Rx_6_Rdy
            	        
40891      ,	Rx_6_Tail
            	         
40892      ,	Rx_6_Vld
            	        
40893      ,	Rx_7_Data
            	         
40894      ,	Rx_7_Head
            	         
40895      ,	Rx_7_Rdy
            	        
40896      ,	Rx_7_Tail
            	         
40897      ,	Rx_7_Vld
            	        
40898      ,	Rx_8_Data
            	         
40899      ,	Rx_8_Head
            	         
40900      ,	Rx_8_Rdy
            	        
40901      ,	Rx_8_Tail
            	         
40902      ,	Rx_8_Vld
            	        
40903      ,	RxLock
            	      
40904      ,	Sys_Clk
            	       
40905      ,	Sys_Clk_ClkS
            	            
40906      ,	Sys_Clk_En
            	          
40907      ,	Sys_Clk_EnS
            	           
40908      ,	Sys_Clk_RetRstN
            	               
40909      ,	Sys_Clk_RstN
            	            
40910      ,	Sys_Clk_Tm
            	          
40911      ,	Sys_Pwr_Idle
            	            
40912      ,	Sys_Pwr_WakeUp
            	              
40913      ,	Tx_Data
            	       
40914      ,	Tx_Head
            	       
40915      ,	Tx_Rdy
            	      
40916      ,	Tx_Tail
            	       
40917      ,	Tx_Vld
            	      
40918      ,	Vld
            	   
40919      );
             
40920      	input  [8:0]   Gnt             ;
           	                                
40921      	output         Rdy             ;
           	                                
40922      	output [8:0]   Req             ;
           	                                
40923      	output [8:0]   ReqArbIn        ;
           	                                
40924      	input  [107:0] Rx_0_Data       ;
           	                                
40925      	input          Rx_0_Head       ;
           	                                
40926      	output         Rx_0_Rdy        ;
           	                                
40927      	input          Rx_0_Tail       ;
           	                                
40928      	input          Rx_0_Vld        ;
           	                                
40929      	input  [107:0] Rx_1_Data       ;
           	                                
40930      	input          Rx_1_Head       ;
           	                                
40931      	output         Rx_1_Rdy        ;
           	                                
40932      	input          Rx_1_Tail       ;
           	                                
40933      	input          Rx_1_Vld        ;
           	                                
40934      	input  [107:0] Rx_2_Data       ;
           	                                
40935      	input          Rx_2_Head       ;
           	                                
40936      	output         Rx_2_Rdy        ;
           	                                
40937      	input          Rx_2_Tail       ;
           	                                
40938      	input          Rx_2_Vld        ;
           	                                
40939      	input  [107:0] Rx_3_Data       ;
           	                                
40940      	input          Rx_3_Head       ;
           	                                
40941      	output         Rx_3_Rdy        ;
           	                                
40942      	input          Rx_3_Tail       ;
           	                                
40943      	input          Rx_3_Vld        ;
           	                                
40944      	input  [107:0] Rx_4_Data       ;
           	                                
40945      	input          Rx_4_Head       ;
           	                                
40946      	output         Rx_4_Rdy        ;
           	                                
40947      	input          Rx_4_Tail       ;
           	                                
40948      	input          Rx_4_Vld        ;
           	                                
40949      	input  [107:0] Rx_5_Data       ;
           	                                
40950      	input          Rx_5_Head       ;
           	                                
40951      	output         Rx_5_Rdy        ;
           	                                
40952      	input          Rx_5_Tail       ;
           	                                
40953      	input          Rx_5_Vld        ;
           	                                
40954      	input  [107:0] Rx_6_Data       ;
           	                                
40955      	input          Rx_6_Head       ;
           	                                
40956      	output         Rx_6_Rdy        ;
           	                                
40957      	input          Rx_6_Tail       ;
           	                                
40958      	input          Rx_6_Vld        ;
           	                                
40959      	input  [107:0] Rx_7_Data       ;
           	                                
40960      	input          Rx_7_Head       ;
           	                                
40961      	output         Rx_7_Rdy        ;
           	                                
40962      	input          Rx_7_Tail       ;
           	                                
40963      	input          Rx_7_Vld        ;
           	                                
40964      	input  [107:0] Rx_8_Data       ;
           	                                
40965      	input          Rx_8_Head       ;
           	                                
40966      	output         Rx_8_Rdy        ;
           	                                
40967      	input          Rx_8_Tail       ;
           	                                
40968      	input          Rx_8_Vld        ;
           	                                
40969      	input  [8:0]   RxLock          ;
           	                                
40970      	input          Sys_Clk         ;
           	                                
40971      	input          Sys_Clk_ClkS    ;
           	                                
40972      	input          Sys_Clk_En      ;
           	                                
40973      	input          Sys_Clk_EnS     ;
           	                                
40974      	input          Sys_Clk_RetRstN ;
           	                                
40975      	input          Sys_Clk_RstN    ;
           	                                
40976      	input          Sys_Clk_Tm      ;
           	                                
40977      	output         Sys_Pwr_Idle    ;
           	                                
40978      	output         Sys_Pwr_WakeUp  ;
           	                                
40979      	output [107:0] Tx_Data         ;
           	                                
40980      	output         Tx_Head         ;
           	                                
40981      	input          Tx_Rdy          ;
           	                                
40982      	output         Tx_Tail         ;
           	                                
40983      	output         Tx_Vld          ;
           	                                
40984      	input          Vld             ;
           	                                
40985      	wire         Free             ;
           	                               
40986      	reg  [8:0]   GntReg           ;
           	                               
40987      	wire [107:0] Int_0_Data       ;
           	                               
40988      	wire         Int_0_Head       ;
           	                               
40989      	wire         Int_0_Lock       ;
           	                               
40990      	wire         Int_0_Rdy        ;
           	                               
40991      	wire         Int_0_Tail       ;
           	                               
40992      	wire         Int_0_Vld        ;
           	                               
40993      	wire [107:0] Int_1_Data       ;
           	                               
40994      	wire         Int_1_Head       ;
           	                               
40995      	wire         Int_1_Lock       ;
           	                               
40996      	wire         Int_1_Rdy        ;
           	                               
40997      	wire         Int_1_Tail       ;
           	                               
40998      	wire         Int_1_Vld        ;
           	                               
40999      	wire [107:0] Int_2_Data       ;
           	                               
41000      	wire         Int_2_Head       ;
           	                               
41001      	wire         Int_2_Lock       ;
           	                               
41002      	wire         Int_2_Rdy        ;
           	                               
41003      	wire         Int_2_Tail       ;
           	                               
41004      	wire         Int_2_Vld        ;
           	                               
41005      	wire [107:0] Int_3_Data       ;
           	                               
41006      	wire         Int_3_Head       ;
           	                               
41007      	wire         Int_3_Lock       ;
           	                               
41008      	wire         Int_3_Rdy        ;
           	                               
41009      	wire         Int_3_Tail       ;
           	                               
41010      	wire         Int_3_Vld        ;
           	                               
41011      	wire [107:0] Int_4_Data       ;
           	                               
41012      	wire         Int_4_Head       ;
           	                               
41013      	wire         Int_4_Lock       ;
           	                               
41014      	wire         Int_4_Rdy        ;
           	                               
41015      	wire         Int_4_Tail       ;
           	                               
41016      	wire         Int_4_Vld        ;
           	                               
41017      	wire [107:0] Int_5_Data       ;
           	                               
41018      	wire         Int_5_Head       ;
           	                               
41019      	wire         Int_5_Lock       ;
           	                               
41020      	wire         Int_5_Rdy        ;
           	                               
41021      	wire         Int_5_Tail       ;
           	                               
41022      	wire         Int_5_Vld        ;
           	                               
41023      	wire [107:0] Int_6_Data       ;
           	                               
41024      	wire         Int_6_Head       ;
           	                               
41025      	wire         Int_6_Lock       ;
           	                               
41026      	wire         Int_6_Rdy        ;
           	                               
41027      	wire         Int_6_Tail       ;
           	                               
41028      	wire         Int_6_Vld        ;
           	                               
41029      	wire [107:0] Int_7_Data       ;
           	                               
41030      	wire         Int_7_Head       ;
           	                               
41031      	wire         Int_7_Lock       ;
           	                               
41032      	wire         Int_7_Rdy        ;
           	                               
41033      	wire         Int_7_Tail       ;
           	                               
41034      	wire         Int_7_Vld        ;
           	                               
41035      	wire [107:0] Int_8_Data       ;
           	                               
41036      	wire         Int_8_Head       ;
           	                               
41037      	wire         Int_8_Lock       ;
           	                               
41038      	wire         Int_8_Rdy        ;
           	                               
41039      	wire         Int_8_Tail       ;
           	                               
41040      	wire         Int_8_Vld        ;
           	                               
41041      	wire [8:0]   IntReq           ;
           	                               
41042      	wire         Keep             ;
           	                               
41043      	reg          Lock             ;
           	                               
41044      	wire         LockSel          ;
           	                               
41045      	wire         PwrPipe_0_Idle   ;
           	                               
41046      	wire         PwrPipe_0_WakeUp ;
           	                               
41047      	wire         PwrPipe_1_Idle   ;
           	                               
41048      	wire         PwrPipe_1_WakeUp ;
           	                               
41049      	wire         PwrPipe_2_Idle   ;
           	                               
41050      	wire         PwrPipe_2_WakeUp ;
           	                               
41051      	wire         PwrPipe_3_Idle   ;
           	                               
41052      	wire         PwrPipe_3_WakeUp ;
           	                               
41053      	wire         PwrPipe_4_Idle   ;
           	                               
41054      	wire         PwrPipe_4_WakeUp ;
           	                               
41055      	wire         PwrPipe_5_Idle   ;
           	                               
41056      	wire         PwrPipe_5_WakeUp ;
           	                               
41057      	wire         PwrPipe_6_Idle   ;
           	                               
41058      	wire         PwrPipe_6_WakeUp ;
           	                               
41059      	wire         PwrPipe_7_Idle   ;
           	                               
41060      	wire         PwrPipe_7_WakeUp ;
           	                               
41061      	wire         PwrPipe_8_Idle   ;
           	                               
41062      	wire         PwrPipe_8_WakeUp ;
           	                               
41063      	wire [8:0]   Sel              ;
           	                               
41064      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-3-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40591      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
40592      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
40593      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
40594      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
40595      	,	.Sys_Pwr_Idle( HdrPwr_Idle )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40599      	,	.Tx_Rdy( Int_Rdy )
           	<font color = "green">-1-</font> 	                  
40600      	,	.Tx_Tail( Int_Tail )
           <font color = "green">	==></font>
40601      	,	.Tx_Vld( Int_Vld )
           	<font color = "red">-2-</font> 	                  
40602      	);
           	  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40604      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	<font color = "green">-1-</font>                                  
40605      	assign WakeUp_Rx = Rx_Vld;
           <font color = "green">	==></font>
40606      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	<font color = "red">-2-</font>                                  
40607      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40621      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	<font color = "green">-1-</font>                                         
40622      	assign Tx_1_Vld = Tx1_1_Vld;
           <font color = "green">	==></font>
40623      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	<font color = "red">-2-</font>                                                        
40624      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40627      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	<font color = "green">-1-</font>                                                      
40628      	assign Tx_2_Tail = Tx1_2_Tail;
           <font color = "green">	==></font>
40629      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	<font color = "red">-2-</font>                                         
40630      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40631      endmodule
           <font color = "red">-1-</font>         
40632      
           <font color = "green">==></font>
40633      
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40656      ,	Sys_Clk_RstN
           <font color = "red">-1-</font> 	            
40657      ,	Sys_Clk_Tm
           <font color = "red">==></font>
40658      ,	Sys_Pwr_Idle
           <font color = "red">==></font>
40659      ,	Sys_Pwr_WakeUp
           <font color = "red">==></font>
40660      );
           <font color = "red">==></font>
40661      	input  [8:0] ReqIn           ;
           <font color = "green">	==></font>
40662      	output [8:0] ReqOut          ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40745      		,		u_92b3 & ~ u_30d1 & I [15]
           		<font color = "green">-1-</font> 		                          
40746      		,	u_92b3 & I [14]
           <font color = "green">		==></font>
40747      		,		u_f3ad & ~ u_5788 & I [13]
           		<font color = "red">-2-</font> 		                          
40748      		,	u_f3ad & I [12]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40823      	wire  u_0_1 ;
           	<font color = "red">-1-</font>             
40824      	wire  u_0_2 ;
           <font color = "green">	==></font>
40825      	wire  u_0_3 ;
           <font color = "red">	==></font>
40826      	wire  u_0_4 ;
           <font color = "red">	==></font>
40827      	wire  u_0_5 ;
           <font color = "red">	==></font>
40828      	wire  u_0_6 ;
           <font color = "red">	==></font>
40829      	wire  u_0_7 ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40834      	assign u_0_7 = u_1;
           	<font color = "red">-1-</font>                   
40835      	assign u_2 = I [2];
           <font color = "red">	==></font>
40836      	assign u_0_6 = u_2;
           <font color = "red">	==></font>
40837      	assign u_3 = I [3];
           <font color = "red">	==></font>
40838      	assign u_0_5 = u_3;
           <font color = "green">	==></font>
40839      	assign u_4 = I [4];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41023      	wire [107:0] Int_6_Data       ;
           	<font color = "green">-1-</font>                               
41024      	wire         Int_6_Head       ;
           <font color = "green">	==></font>
41025      	wire         Int_6_Lock       ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41028      	wire         Int_6_Vld        ;
           	<font color = "green">-1-</font>                               
41029      	wire [107:0] Int_7_Data       ;
           <font color = "green">	==></font>
41030      	wire         Int_7_Head       ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_350194">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_ae4df832">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
