# Y86-64_Processor_Architecture
This is a model of Y86-64 Processor using Icarus verilog. 

SEQ contains the sequential model and Pipeline contains the 5-staged, namely Fetch, Decode, Execute, Memory and Writeback, pipelined model of the Y86-64 Processor.
