
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100090                       # Number of seconds simulated
sim_ticks                                100089924183                       # Number of ticks simulated
final_tick                               627083821461                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128352                       # Simulator instruction rate (inst/s)
host_op_rate                                   161721                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5833846                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917152                       # Number of bytes of host memory used
host_seconds                                 17156.76                       # Real time elapsed on the host
sim_insts                                  2202098004                       # Number of instructions simulated
sim_ops                                    2774606412                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1282048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1492224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       882048                       # Number of bytes written to this memory
system.physmem.bytes_written::total            882048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10016                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6891                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6891                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12808962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2065343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14908833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8812555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8812555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8812555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12808962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2065343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23721389                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240023800                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21943558                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17775995                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012883                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8974417                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285003                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466034                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91353                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185669789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121936620                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21943558                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751037                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26716013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6167201                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3967125                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11621717                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013784                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220461049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193745036     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486468      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961150      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590839      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996136      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554089      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186409      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740852      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13200070      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220461049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091422                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.508019                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183604684                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6091788                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26611846                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86160                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4066565                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783607                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42151                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149551103                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75249                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4066565                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184107859                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1545366                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3149342                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26164362                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1427549                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149412234                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19675                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       175471                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210177160                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697168826                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697168826                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39481642                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21778                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4723160                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14527064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7221887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133254                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601277                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148343247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139350452                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142847                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24770156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51470676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5226                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220461049                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632086                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160393049     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25739439     11.68%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12486794      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333865      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7728683      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592051      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678461      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379579      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129128      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220461049                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400403     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138589     20.43%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139226     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117034372     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112991      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022808      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7163747      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139350452                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580569                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678218                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499983016                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173152168                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135778386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140028670                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       348514                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3293127                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       196161                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4066565                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1011888                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95783                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148381541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14527064                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7221887                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21760                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236401                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136811281                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573615                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539169                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19736023                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19395711                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7162408                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.569990                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135779169                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135778386                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80409465                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221922438                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.565687                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362331                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25573519                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017205                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216394484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164812162     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24278025     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605909      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017531      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359990      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712935      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323151      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954842      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2329939      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216394484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2329939                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362447447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300832461                       # The number of ROB writes
system.switch_cpus0.timesIdled                3010140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19562751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.400238                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.400238                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.416625                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.416625                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616248252                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189094514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138115559                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240023800                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21563985                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17697825                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2009695                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8815558                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8470950                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2145951                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94297                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193022421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118381187                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21563985                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10616901                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25517453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5595222                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4857400                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11674396                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2000762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226965378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.639477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.002700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201447925     88.76%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1917923      0.85%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3447565      1.52%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2030930      0.89%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1667598      0.73%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1461092      0.64%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          821486      0.36%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2038411      0.90%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12132448      5.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226965378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089841                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.493206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191410753                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6481227                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25442912                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62590                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3567890                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3541994                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145077254                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3567890                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191712275                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         665355                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4928291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25187475                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       904087                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145024710                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96712                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521112                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204350642                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673084286                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673084286                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173384877                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30965765                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34498                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17272                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2597789                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13428823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7261663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70691                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1655085                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143900280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137120826                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60557                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17189307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35624887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226965378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.604149                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169867412     74.84%     74.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22716495     10.01%     84.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11890268      5.24%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8398379      3.70%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8373921      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2985712      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2296597      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       267920      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168674      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226965378                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50257     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162453     44.44%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152832     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115689704     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1883037      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17226      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12287548      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7243311      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137120826                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.571280                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501633129                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161124325                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134789860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137486368                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279705                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2162134                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96814                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3567890                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         464864                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143934778                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        82982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13428823                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7261663                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17272                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1052011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207303                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135569135                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12197754                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1551691                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19441061                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19203626                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7243307                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564815                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134789920                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134789860                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78873249                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214804559                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561569                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100811177                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124264559                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19670468                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2026753                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223397488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172667967     77.29%     77.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24741914     11.08%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9493755      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4999624      2.24%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4241885      1.90%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2018798      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       951056      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1491515      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2790974      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223397488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100811177                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124264559                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18431538                       # Number of memory references committed
system.switch_cpus1.commit.loads             11266689                       # Number of loads committed
system.switch_cpus1.commit.membars              17226                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18029391                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111870302                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2570231                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2790974                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364541541                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291437944                       # The number of ROB writes
system.switch_cpus1.timesIdled                2843028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13058422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100811177                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124264559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100811177                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.380924                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.380924                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420005                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420005                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609605585                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188294287                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134403724                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34452                       # number of misc regfile writes
system.l20.replacements                         10029                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          993427                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75565                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.146655                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36701.518424                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.814848                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5177.917278                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  107                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23536.749450                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.560021                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000196                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.079009                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.359142                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        63165                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  63165                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26487                       # number of Writeback hits
system.l20.Writeback_hits::total                26487                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        63165                       # number of demand (read+write) hits
system.l20.demand_hits::total                   63165                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        63165                       # number of overall hits
system.l20.overall_hits::total                  63165                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        10016                       # number of ReadReq misses
system.l20.ReadReq_misses::total                10029                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        10016                       # number of demand (read+write) misses
system.l20.demand_misses::total                 10029                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        10016                       # number of overall misses
system.l20.overall_misses::total                10029                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2424897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2043854279                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2046279176                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2424897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2043854279                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2046279176                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2424897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2043854279                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2046279176                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73181                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73194                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26487                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26487                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73181                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73194                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73181                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73194                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.136866                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.137019                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.136866                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.137019                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.136866                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.137019                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204058.933606                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204036.212584                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204058.933606                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204036.212584                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204058.933606                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204036.212584                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5264                       # number of writebacks
system.l20.writebacks::total                     5264                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        10016                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           10029                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        10016                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            10029                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        10016                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           10029                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1443332951                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1444978705                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1443332951                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1444978705                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1443332951                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1444978705                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136866                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.137019                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.136866                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.137019                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.136866                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.137019                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144102.730731                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144080.038389                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144102.730731                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144080.038389                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144102.730731                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144080.038389                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1629                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          402314                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67165                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.989935                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        45110.339471                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996936                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   828.800711                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  189                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19393.862882                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.688329                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012646                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002884                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.295927                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31527                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31528                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11009                       # number of Writeback hits
system.l21.Writeback_hits::total                11009                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31527                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31528                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31527                       # number of overall hits
system.l21.overall_hits::total                  31528                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1615                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1629                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1615                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1629                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1615                       # number of overall misses
system.l21.overall_misses::total                 1629                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2687984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    328870137                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      331558121                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2687984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    328870137                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       331558121                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2687984                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    328870137                       # number of overall miss cycles
system.l21.overall_miss_latency::total      331558121                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33142                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11009                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11009                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33142                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33157                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33142                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33157                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.048730                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.049130                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.048730                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.049130                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.048730                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.049130                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203634.759752                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203534.758134                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203634.759752                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203534.758134                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203634.759752                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203534.758134                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1627                       # number of writebacks
system.l21.writebacks::total                     1627                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1615                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1629                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1615                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1629                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1615                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1629                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    231717387                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    233561540                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    231717387                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    233561540                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    231717387                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    233561540                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.048730                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.049130                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.048730                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.049130                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.048730                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.049130                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143478.258204                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143377.249847                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143478.258204                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143377.249847                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143478.258204                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143377.249847                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996626                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011629325                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060344.857434                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996626                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11621701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11621701                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11621701                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11621701                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11621701                       # number of overall hits
system.cpu0.icache.overall_hits::total       11621701                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11621717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11621717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11621717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11621717                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11621717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11621717                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73181                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483867                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73437                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2444.052276                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004279                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995721                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417729                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21545                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21545                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410387                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410387                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179862                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179862                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18145678805                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18145678805                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18145678805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18145678805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18145678805                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18145678805                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018740                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018740                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010841                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010841                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100886.673144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100886.673144                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100886.673144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100886.673144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100886.673144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100886.673144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26487                       # number of writebacks
system.cpu0.dcache.writebacks::total            26487                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106681                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106681                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106681                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73181                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73181                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73181                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6271375201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6271375201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6271375201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6271375201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6271375201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6271375201                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007625                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007625                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004411                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004411                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004411                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004411                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85696.768301                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85696.768301                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85696.768301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85696.768301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85696.768301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85696.768301                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996881                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012968854                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197329.401302                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996881                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11674379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11674379                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11674379                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11674379                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11674379                       # number of overall hits
system.cpu1.icache.overall_hits::total       11674379                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3368803                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3368803                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3368803                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3368803                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3368803                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3368803                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11674396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11674396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11674396                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11674396                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11674396                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11674396                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 198164.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 198164.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 198164.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2869439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2869439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2869439                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191295.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33142                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162698886                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33398                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4871.515839                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.220366                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.779634                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903205                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096795                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9090116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9090116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7130397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7130397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17226                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17226                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16220513                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16220513                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16220513                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16220513                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85224                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85224                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85224                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85224                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85224                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7173182800                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7173182800                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7173182800                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7173182800                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7173182800                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7173182800                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9175340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9175340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7130397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7130397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16305737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16305737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16305737                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16305737                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84168.576927                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84168.576927                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84168.576927                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84168.576927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84168.576927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84168.576927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11009                       # number of writebacks
system.cpu1.dcache.writebacks::total            11009                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52082                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52082                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52082                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33142                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33142                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2402773314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2402773314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2402773314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2402773314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2402773314                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2402773314                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72499.345664                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72499.345664                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72499.345664                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72499.345664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72499.345664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72499.345664                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
