Analysis & Synthesis report for elec_clock
Thu Apr 07 12:11:52 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Source assignments for hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0
  8. Source assignments for hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder
  9. Source assignments for hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 10. Source assignments for time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]
 11. Source assignments for time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]
 12. Parameter Settings for Inferred Entity Instance: hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0
 13. Parameter Settings for Inferred Entity Instance: hour_count:T4|count_24:T1|lpm_add_sub:Add1
 14. Parameter Settings for Inferred Entity Instance: time_trans:T1|count_2500:T1|lpm_add_sub:Add0
 15. Port Connectivity Checks: "config:T5|two2four:T3"
 16. Port Connectivity Checks: "config:T5|two2four:T2"
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Apr 07 12:11:52 2022        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; elec_clock                                   ;
; Top-level Entity Name       ; elec_clock                                   ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 71                                           ;
; Total pins                  ; 32                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                        ; elec_clock      ; elec_clock    ;
; Family name                                                  ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                          ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Optimization Technique                                       ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                         ; On              ; On            ;
; Auto Logic Cell Insertion                                    ; On              ; On            ;
; Parallel Expander Chain Length                               ; 4               ; 4             ;
; Auto Parallel Expanders                                      ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                  ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+
; elec_clock.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd                ;
; time_trans.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd                ;
; sec_count.vhd                    ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/sec_count.vhd                 ;
; minute_count.vhd                 ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd              ;
; hour_count.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd                ;
; config.vhd                       ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/config.vhd                    ;
; musicins.vhd                     ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/musicins.vhd                  ;
; count_2500.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_2500.vhd                ;
; count_4.vhd                      ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd                   ;
; two2four.vhd                     ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/two2four.vhd                  ;
; count_24.vhd                     ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd                  ;
; four2seven.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/four2seven.vhd                ;
; control.vhd                      ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/control.vhd                   ;
; do_count_10.vhd                  ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/do_count_10.vhd               ;
; la_count_6.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/la_count_6.vhd                ;
; fa_count_7.vhd                   ; yes             ; User VHDL File        ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/fa_count_7.vhd                ;
; count_10.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd                  ;
; count_6.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd                   ;
; lpm_counter.tdf                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/aglobal90.inc           ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/altshift.tdf            ;
; look_add.tdf                     ; yes             ; Megafunction          ; d:/apps/quartusii 9.0/quartus/libraries/megafunctions/look_add.tdf            ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 71                   ;
; Total registers      ; 59                   ;
; I/O pins             ; 32                   ;
; Shareable expanders  ; 23                   ;
; Parallel expanders   ; 4                    ;
; Maximum fan-out node ; CLR                  ;
; Maximum fan-out      ; 28                   ;
; Total fan-out        ; 560                  ;
; Average fan-out      ; 4.44                 ;
+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                        ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Macrocells ; Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; |elec_clock                              ; 71         ; 32   ; |elec_clock                                                                                  ; work         ;
;    |config:T5|                           ; 2          ; 0    ; |elec_clock|config:T5                                                                        ; work         ;
;       |count_4:T1|                       ; 2          ; 0    ; |elec_clock|config:T5|count_4:T1                                                             ; work         ;
;    |hour_count:T4|                       ; 19         ; 0    ; |elec_clock|hour_count:T4                                                                    ; work         ;
;       |count_24:T1|                      ; 12         ; 0    ; |elec_clock|hour_count:T4|count_24:T1                                                        ; work         ;
;          |lpm_add_sub:Add1|              ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1                                       ; work         ;
;             |addcore:adder|              ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node| ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node ; work         ;
;          |lpm_counter:cnt0_rtl_0|        ; 5          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0                                 ; work         ;
;       |four2seven:T2|                    ; 7          ; 0    ; |elec_clock|hour_count:T4|four2seven:T2                                                      ; work         ;
;    |minute_count:T3|                     ; 10         ; 0    ; |elec_clock|minute_count:T3                                                                  ; work         ;
;       |count_10:T1|                      ; 5          ; 0    ; |elec_clock|minute_count:T3|count_10:T1                                                      ; work         ;
;       |count_6:T2|                       ; 5          ; 0    ; |elec_clock|minute_count:T3|count_6:T2                                                       ; work         ;
;    |musicins:T6|                         ; 17         ; 0    ; |elec_clock|musicins:T6                                                                      ; work         ;
;       |control:T1|                       ; 4          ; 0    ; |elec_clock|musicins:T6|control:T1                                                           ; work         ;
;       |do_count_10:T2|                   ; 4          ; 0    ; |elec_clock|musicins:T6|do_count_10:T2                                                       ; work         ;
;       |fa_count_7:T3|                    ; 5          ; 0    ; |elec_clock|musicins:T6|fa_count_7:T3                                                        ; work         ;
;       |la_count_6:T4|                    ; 3          ; 0    ; |elec_clock|musicins:T6|la_count_6:T4                                                        ; work         ;
;    |sec_count:T2|                        ; 10         ; 0    ; |elec_clock|sec_count:T2                                                                     ; work         ;
;       |count_10:T1|                      ; 5          ; 0    ; |elec_clock|sec_count:T2|count_10:T1                                                         ; work         ;
;       |count_6:T2|                       ; 5          ; 0    ; |elec_clock|sec_count:T2|count_6:T2                                                          ; work         ;
;    |time_trans:T1|                       ; 13         ; 0    ; |elec_clock|time_trans:T1                                                                    ; work         ;
;       |count_2500:T1|                    ; 13         ; 0    ; |elec_clock|time_trans:T1|count_2500:T1                                                      ; work         ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------+
; Source assignments for hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0 ;
+---------------------------+-------+------+------------------------------+
; Assignment                ; Value ; From ; To                           ;
+---------------------------+-------+------+------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                            ;
+---------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+--------------------------------------+
; Assignment                ; Value ; From ; To                                   ;
+---------------------------+-------+------+--------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                    ;
+---------------------------+-------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                    ;
+---------------------------+-------+------+-------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                     ;
+---------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1] ;
+---------------------------+-------+------+-------------------------------------------+
; Assignment                ; Value ; From ; To                                        ;
+---------------------------+-------+------+-------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                         ;
+---------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0] ;
+---------------------------+-------+------+-------------------------------------------+
; Assignment                ; Value ; From ; To                                        ;
+---------------------------+-------+------+-------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                         ;
+---------------------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0 ;
+------------------------+-------------------+------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                 ;
+------------------------+-------------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 4                 ; Untyped                                              ;
; LPM_DIRECTION          ; UP                ; Untyped                                              ;
; LPM_MODULUS            ; 0                 ; Untyped                                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                              ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                              ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                              ;
+------------------------+-------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hour_count:T4|count_24:T1|lpm_add_sub:Add1 ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_trans:T1|count_2500:T1|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_6ph ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config:T5|two2four:T3"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config:T5|two2four:T2"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 07 12:11:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock
Info: Found 2 design units, including 1 entities, in source file elec_clock.vhd
    Info: Found design unit 1: elec_clock-main
    Info: Found entity 1: elec_clock
Info: Found 2 design units, including 1 entities, in source file time_trans.vhd
    Info: Found design unit 1: time_trans-main
    Info: Found entity 1: time_trans
Info: Found 2 design units, including 1 entities, in source file sec_count.vhd
    Info: Found design unit 1: sec_count-main
    Info: Found entity 1: sec_count
Info: Found 2 design units, including 1 entities, in source file minute_count.vhd
    Info: Found design unit 1: minute_count-main
    Info: Found entity 1: minute_count
Info: Found 2 design units, including 1 entities, in source file hour_count.vhd
    Info: Found design unit 1: hour_count-main
    Info: Found entity 1: hour_count
Info: Found 2 design units, including 1 entities, in source file config.vhd
    Info: Found design unit 1: config-main
    Info: Found entity 1: config
Info: Found 2 design units, including 1 entities, in source file musicins.vhd
    Info: Found design unit 1: musicins-main
    Info: Found entity 1: musicins
Info: Found 2 design units, including 1 entities, in source file count_2500.vhd
    Info: Found design unit 1: count_2500-art
    Info: Found entity 1: count_2500
Info: Found 2 design units, including 1 entities, in source file count_4.vhd
    Info: Found design unit 1: count_4-art
    Info: Found entity 1: count_4
Info: Found 2 design units, including 1 entities, in source file two2four.vhd
    Info: Found design unit 1: two2four-art
    Info: Found entity 1: two2four
Info: Found 2 design units, including 1 entities, in source file count_24.vhd
    Info: Found design unit 1: count_24-main
    Info: Found entity 1: count_24
Info: Found 2 design units, including 1 entities, in source file four2seven.vhd
    Info: Found design unit 1: four2seven-main
    Info: Found entity 1: four2seven
Warning: Can't analyze file -- file C:/Users/hp/Desktop/数电课设/shudian_elec-clock/trash.vhd is missing
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-main
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file do_count_10.vhd
    Info: Found design unit 1: do_count_10-main
    Info: Found entity 1: do_count_10
Info: Found 2 design units, including 1 entities, in source file la_count_6.vhd
    Info: Found design unit 1: la_count_6-main
    Info: Found entity 1: la_count_6
Info: Found 2 design units, including 1 entities, in source file fa_count_7.vhd
    Info: Found design unit 1: fa_count_7-main
    Info: Found entity 1: fa_count_7
Info: Elaborating entity "elec_clock" for the top level hierarchy
Info: Elaborating entity "time_trans" for hierarchy "time_trans:T1"
Info: Elaborating entity "count_2500" for hierarchy "time_trans:T1|count_2500:T1"
Info: Elaborating entity "sec_count" for hierarchy "sec_count:T2"
Warning: Using design file count_10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: count_10-art_10
    Info: Found entity 1: count_10
Info: Elaborating entity "count_10" for hierarchy "sec_count:T2|count_10:T1"
Warning: Using design file count_6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: count_6-art_6
    Info: Found entity 1: count_6
Info: Elaborating entity "count_6" for hierarchy "sec_count:T2|count_6:T2"
Info: Elaborating entity "minute_count" for hierarchy "minute_count:T3"
Info: Elaborating entity "count_10" for hierarchy "minute_count:T3|count_10:T1"
Info: Elaborating entity "count_6" for hierarchy "minute_count:T3|count_6:T2"
Info: Elaborating entity "hour_count" for hierarchy "hour_count:T4"
Info: Elaborating entity "count_24" for hierarchy "hour_count:T4|count_24:T1"
Info: Elaborating entity "four2seven" for hierarchy "hour_count:T4|four2seven:T2"
Info: Elaborating entity "config" for hierarchy "config:T5"
Info: Elaborating entity "count_4" for hierarchy "config:T5|count_4:T1"
Info: Elaborating entity "two2four" for hierarchy "config:T5|two2four:T2"
Warning (10492): VHDL Process Statement warning at two2four.vhd(25): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "musicins" for hierarchy "musicins:T6"
Info: Elaborating entity "control" for hierarchy "musicins:T6|control:T1"
Warning (10036): Verilog HDL or VHDL warning at control.vhd(18): object "stop" assigned a value but never read
Info: Elaborating entity "do_count_10" for hierarchy "musicins:T6|do_count_10:T2"
Info: Elaborating entity "fa_count_7" for hierarchy "musicins:T6|fa_count_7:T3"
Info: Elaborating entity "la_count_6" for hierarchy "musicins:T6|la_count_6:T4"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "hour_count:T4|count_24:T1|cnt0[0]~12"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "hour_count:T4|count_24:T1|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "time_trans:T1|count_2500:T1|Add0"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0"
Info: Instantiated megafunction "hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Instantiated megafunction "hour_count:T4|count_24:T1|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "hour_count:T4|count_24:T1|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0"
Info: Instantiated megafunction "time_trans:T1|count_2500:T1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "time_trans:T1|count_2500:T1|lpm_add_sub:Add0"
Info: Ignored 15 buffer(s)
    Info: Ignored 15 SOFT buffer(s)
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_1[0]" to the node "LED_1[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_1[1]" to the node "LED_1[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_1[2]" to the node "LED_1[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_1[3]" to the node "LED_1[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_2[0]" to the node "LED_2[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_2[1]" to the node "LED_2[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_2[2]" to the node "LED_2[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "sec_count:T2|LED_2[3]" to the node "LED_2[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_3[0]" to the node "LED_3[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_3[1]" to the node "LED_3[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_3[2]" to the node "LED_3[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_3[3]" to the node "LED_3[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_4[0]" to the node "LED_4[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_4[1]" to the node "LED_4[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_4[2]" to the node "LED_4[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "minute_count:T3|LED_4[3]" to the node "LED_4[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_5[0]" to the node "LED_5[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_5[1]" to the node "LED_5[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_5[2]" to the node "LED_5[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_5[3]" to the node "LED_5[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[0]" to the node "LED_6[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[1]" to the node "LED_6[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[2]" to the node "LED_6[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[3]" to the node "LED_6[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[4]" to the node "LED_6[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[5]" to the node "LED_6[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "hour_count:T4|LED_6[6]" to the node "LED_6[6]" into a wire
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "CLK_0" to global clock signal
Info: Implemented 126 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 28 output pins
    Info: Implemented 71 macrocells
    Info: Implemented 23 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Apr 07 12:11:52 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


