Source Block: oh/elink/hdl/etx_arbiter.v@88:101@HdlStmAssign
   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   
					1'b0,
					txrd_ctrlmode[3:0], 
					txrd_packet[2:0]};

   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   
					1'b0,
					txwr_ctrlmode[3:0], 
					txwr_packet[2:0]};
 
   //########################################################################
   //# Arbiter
   //########################################################################
   

Diff Content:
- 93    assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   
- 94 					1'b0,
- 95 					txwr_ctrlmode[3:0], 
- 96 					txwr_packet[2:0]};
+ 96    wire [31:0] 	   dstaddr_mux;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_arbiter.v@83:96
				                   txrd_packet[6:3];
     
   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : 
				                   txwr_packet[6:3];

   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   
					1'b0,
					txrd_ctrlmode[3:0], 
					txrd_packet[2:0]};

   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   
					1'b0,
					txwr_ctrlmode[3:0], 
					txwr_packet[2:0]};

