#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 14 15:20:44 2022
# Process ID: 8556
# Current directory: C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1
# Command line: vivado.exe -log lab8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8.tcl
# Log file: C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/lab8.vds
# Journal file: C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vince/Desktop/Vivado/lab8/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top lab8 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8' [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:42]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/vince/Desktop/Vivado/lab8/clock_divider.v:1]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/vince/Desktop/Vivado/lab8/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/vince/Desktop/Vivado/lab8/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/vince/Desktop/Vivado/lab8/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/vince/Desktop/Vivado/lab8/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [C:/Users/vince/Desktop/Vivado/lab8/onepulse.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:131]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/vince/Desktop/Vivado/lab8/clock_divider.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (3#1) [C:/Users/vince/Desktop/Vivado/lab8/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:364]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (4#1) [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:364]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:412]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (5#1) [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:412]
INFO: [Synth 8-6157] synthesizing module 'player_control' [C:/Users/vince/Desktop/Vivado/lab8/player_control.v:1]
	Parameter LEN bound to: 1023 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (6#1) [C:/Users/vince/Desktop/Vivado/lab8/player_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'music_example' [C:/Users/vince/Desktop/Vivado/lab8/music_example.v:42]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (7#1) [C:/Users/vince/Desktop/Vivado/lab8/music_example.v:42]
INFO: [Synth 8-6157] synthesizing module 'music_example1' [C:/Users/vince/Desktop/Vivado/lab8/music_example1.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab8/music_example1.v:367]
INFO: [Synth 8-6155] done synthesizing module 'music_example1' (8#1) [C:/Users/vince/Desktop/Vivado/lab8/music_example1.v:42]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:86]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (9#1) [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/vince/Desktop/Vivado/lab8/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/vince/Desktop/Vivado/lab8/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (10#1) [C:/Users/vince/Desktop/Vivado/lab8/speaker_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/vince/Desktop/Vivado/lab8/keyboard_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/.Xil/Vivado-8556-LAPTOP-97HEA2HM/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (11#1) [C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/.Xil/Vivado-8556-LAPTOP-97HEA2HM/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/vince/Desktop/Vivado/lab8/keyboard_decoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (12#1) [C:/Users/vince/Desktop/Vivado/lab8/keyboard_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab8' (13#1) [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1118.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key/inst'
Finished Parsing XDC File [c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key/inst'
Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab8/lab8_constrain.xdc]
Finished Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab8/lab8_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vince/Desktop/Vivado/lab8/lab8_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1118.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/vince/Desktop/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for key/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'toneL_reg' [C:/Users/vince/Desktop/Vivado/lab8/music_example1.v:370]
WARNING: [Synth 8-327] inferring latch for variable 'audio_left_reg' [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'audio_right_reg' [C:/Users/vince/Desktop/Vivado/lab8/note_gen.v:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable '_led_reg' [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:111]
WARNING: [Synth 8-327] inferring latch for variable '_led_reg' [C:/Users/vince/Desktop/Vivado/lab8/lab8.v:132]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	 512 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 4     
	 514 Input   26 Bit        Muxes := 1     
	  14 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|music_example | toneL      | 1024x12       | LUT            | 
|music_example | toneR      | 1024x9        | LUT            | 
|music_example | toneR      | 1024x9        | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1118.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     3|
|3     |CARRY4       |   494|
|4     |LUT1         |    63|
|5     |LUT2         |   429|
|6     |LUT3         |   777|
|7     |LUT4         |   346|
|8     |LUT5         |    66|
|9     |LUT6         |   589|
|10    |MUXF7        |    13|
|11    |MUXF8        |     1|
|12    |FDCE         |    97|
|13    |FDPE         |     5|
|14    |FDRE         |   124|
|15    |FDSE         |     3|
|16    |LD           |     7|
|17    |LDC          |    23|
|18    |LDP          |     2|
|19    |IBUF         |    11|
|20    |OBUF         |    31|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1121.262 ; gain = 3.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.262 ; gain = 3.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1133.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1137.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 7 instances
  LDC => LDCE: 23 instances
  LDP => LDPE: 2 instances

Synth Design complete, checksum: 8f1cc333
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1137.008 ; gain = 18.777
INFO: [Common 17-1381] The checkpoint 'C:/Users/vince/Desktop/Vivado/lab8/lab8.runs/synth_1/lab8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_utilization_synth.rpt -pb lab8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 15:21:25 2022...
