###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       516176   # Number of WRITE/WRITEP commands
num_reads_done                 =      1624092   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1268479   # Number of read row buffer hits
num_read_cmds                  =      1624076   # Number of READ/READP commands
num_writes_done                =       516207   # Number of read requests issued
num_write_row_hits             =       426130   # Number of write row buffer hits
num_act_cmds                   =       450888   # Number of ACT commands
num_pre_cmds                   =       450859   # Number of PRE commands
num_ondemand_pres              =       423490   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9639009   # Cyles of rank active rank.0
rank_active_cycles.1           =      9560606   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       360991   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       439394   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2079353   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30063   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4281   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2398   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1879   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1567   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1263   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1214   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1280   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1437   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15593   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          120   # Write cmd latency (cycles)
write_latency[20-39]           =          668   # Write cmd latency (cycles)
write_latency[40-59]           =          843   # Write cmd latency (cycles)
write_latency[60-79]           =         1340   # Write cmd latency (cycles)
write_latency[80-99]           =         1645   # Write cmd latency (cycles)
write_latency[100-119]         =         2120   # Write cmd latency (cycles)
write_latency[120-139]         =         2494   # Write cmd latency (cycles)
write_latency[140-159]         =         2946   # Write cmd latency (cycles)
write_latency[160-179]         =         3492   # Write cmd latency (cycles)
write_latency[180-199]         =         4204   # Write cmd latency (cycles)
write_latency[200-]            =       496304   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       225687   # Read request latency (cycles)
read_latency[40-59]            =       113906   # Read request latency (cycles)
read_latency[60-79]            =       117901   # Read request latency (cycles)
read_latency[80-99]            =        90025   # Read request latency (cycles)
read_latency[100-119]          =        78812   # Read request latency (cycles)
read_latency[120-139]          =        72270   # Read request latency (cycles)
read_latency[140-159]          =        63214   # Read request latency (cycles)
read_latency[160-179]          =        56846   # Read request latency (cycles)
read_latency[180-199]          =        51234   # Read request latency (cycles)
read_latency[200-]             =       754177   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.57675e+09   # Write energy
read_energy                    =  6.54827e+09   # Read energy
act_energy                     =  1.23363e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.73276e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.10909e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01474e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96582e+09   # Active standby energy rank.1
average_read_latency           =      320.762   # Average read request latency (cycles)
average_interarrival           =      4.67199   # Average request interarrival latency (cycles)
total_energy                   =   2.3428e+10   # Total energy (pJ)
average_power                  =       2342.8   # Average power (mW)
average_bandwidth              =      18.2639   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       534893   # Number of WRITE/WRITEP commands
num_reads_done                 =      1619660   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1258061   # Number of read row buffer hits
num_read_cmds                  =      1619648   # Number of READ/READP commands
num_writes_done                =       534916   # Number of read requests issued
num_write_row_hits             =       434176   # Number of write row buffer hits
num_act_cmds                   =       467909   # Number of ACT commands
num_pre_cmds                   =       467882   # Number of PRE commands
num_ondemand_pres              =       440798   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618886   # Cyles of rank active rank.0
rank_active_cycles.1           =      9581842   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381114   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       418158   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2093566   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30439   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4275   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2394   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1857   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1445   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1227   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1184   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1254   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1496   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15502   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           66   # Write cmd latency (cycles)
write_latency[20-39]           =          783   # Write cmd latency (cycles)
write_latency[40-59]           =          850   # Write cmd latency (cycles)
write_latency[60-79]           =         1333   # Write cmd latency (cycles)
write_latency[80-99]           =         1807   # Write cmd latency (cycles)
write_latency[100-119]         =         2279   # Write cmd latency (cycles)
write_latency[120-139]         =         2596   # Write cmd latency (cycles)
write_latency[140-159]         =         3034   # Write cmd latency (cycles)
write_latency[160-179]         =         3605   # Write cmd latency (cycles)
write_latency[180-199]         =         4622   # Write cmd latency (cycles)
write_latency[200-]            =       513918   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       211143   # Read request latency (cycles)
read_latency[40-59]            =       110378   # Read request latency (cycles)
read_latency[60-79]            =       116771   # Read request latency (cycles)
read_latency[80-99]            =        89845   # Read request latency (cycles)
read_latency[100-119]          =        78661   # Read request latency (cycles)
read_latency[120-139]          =        71218   # Read request latency (cycles)
read_latency[140-159]          =        63274   # Read request latency (cycles)
read_latency[160-179]          =        56732   # Read request latency (cycles)
read_latency[180-199]          =        51225   # Read request latency (cycles)
read_latency[200-]             =       770403   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.67019e+09   # Write energy
read_energy                    =  6.53042e+09   # Read energy
act_energy                     =   1.2802e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82935e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.00716e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00218e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97907e+09   # Active standby energy rank.1
average_read_latency           =       333.33   # Average read request latency (cycles)
average_interarrival           =      4.64096   # Average request interarrival latency (cycles)
total_energy                   =  2.35504e+10   # Total energy (pJ)
average_power                  =      2355.04   # Average power (mW)
average_bandwidth              =      18.3857   # Average bandwidth
