Flow report for spw_ulight_nofifo
Tue May  9 20:58:13 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Tue May  9 20:58:13 2017       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; spw_ulight_nofifo                           ;
; Top-level Entity Name           ; spw_ulight_con                              ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,181 / 15,880 ( 26 % )                     ;
; Total registers                 ; 5201                                        ;
; Total pins                      ; 11 / 314 ( 4 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 2,764,800 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/09/2017 20:27:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; spw_ulight_nofifo   ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                     ;
+-------------------------------------------------+---------------------------------------------------------------------------------+-------------------+---------------------------------------+----------------------+
; Assignment Name                                 ; Value                                                                           ; Default Value     ; Entity Name                           ; Section Id           ;
+-------------------------------------------------+---------------------------------------------------------------------------------+-------------------+---------------------------------------+----------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION              ; On                                                                              ; Off               ; --                                    ; --                   ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION   ; On                                                                              ; Off               ; --                                    ; --                   ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Always                                                                          ; Auto              ; --                                    ; --                   ;
; ALLOW_SYNCH_CTRL_USAGE                          ; Off                                                                             ; On                ; --                                    ; --                   ;
; ALM_REGISTER_PACKING_EFFORT                     ; High                                                                            ; Medium            ; --                                    ; --                   ;
; AUTO_RESOURCE_SHARING                           ; On                                                                              ; Off               ; --                                    ; --                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION                 ; Always                                                                          ; Auto              ; --                                    ; --                   ;
; COMPILER_SIGNATURE_ID                           ; 31032335263289.149437242724840                                                  ; --                ; --                                    ; --                   ;
; ECO_OPTIMIZE_TIMING                             ; On                                                                              ; Off               ; --                                    ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                 ; Custom                                                                          ; <None>            ; --                                    ; --                   ;
; EDA_INPUT_DATA_FORMAT                           ; Verilog Hdl                                                                     ; --                ; --                                    ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT                          ; Verilog Hdl                                                                     ; --                ; --                                    ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY                      ; Off                                                                             ; --                ; --                                    ; eda_design_synthesis ;
; EDA_SIMULATION_TOOL                             ; ModelSim-Altera (Verilog)                                                       ; <None>            ; --                                    ; --                   ;
; EDA_TIME_SCALE                                  ; 1 ps                                                                            ; --                ; --                                    ; eda_simulation       ;
; ENABLE_LOGIC_ANALYZER_INTERFACE                 ; Off                                                                             ; --                ; --                                    ; --                   ;
; FINAL_PLACEMENT_OPTIMIZATION                    ; Always                                                                          ; Automatically     ; --                                    ; --                   ;
; FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION      ; Always                                                                          ; Automatically     ; --                                    ; --                   ;
; FITTER_EFFORT                                   ; Standard Fit                                                                    ; Auto Fit          ; --                                    ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/alt_types.pre.h                ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/system.pre.h                   ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer.pre.c                ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer.pre.h                ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/sequencer/emif.pre.xml                   ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_ISW_FILE                                    ; spw_ulight_nofifo/synthesis/submodules/hps.pre.xml                              ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; HPS_PARTITION                                   ; On                                                                              ; --                ; spw_ulight_nofifo_hps_0_hps_io_border ; --                   ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                                                              ; --                ; --                                    ; --                   ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                                                               ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/../spw_ulight_nofifo.cmp                            ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/spw_ulight_nofifo_hps_0_hps.svd                     ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/../../spw_ulight_nofifo.qsys                        ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/alt_types.pre.h                ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/system.pre.h                   ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer.pre.c                ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer.pre.h                ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/sequencer/emif.pre.xml                   ; --                ; --                                    ; --                   ;
; MISC_FILE                                       ; spw_ulight_nofifo/synthesis/submodules/hps.pre.xml                              ; --                ; --                                    ; --                   ;
; MUX_RESTRUCTURE                                 ; On                                                                              ; Auto              ; --                                    ; --                   ;
; NUM_PARALLEL_PROCESSORS                         ; All                                                                             ; --                ; --                                    ; --                   ;
; OPTIMIZATION_MODE                               ; Aggressive Performance                                                          ; Balanced          ; --                                    ; --                   ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family)                                          ; --                ; spw_ulight_con                        ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                                          ; --                ; spw_ulight_con                        ; Top                  ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                                          ; --                ; spw_ulight_con                        ; Top                  ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                  ; On                                                                              ; Off               ; --                                    ; --                   ;
; PHYSICAL_SYNTHESIS_EFFORT                       ; Extra                                                                           ; Normal            ; --                                    ; --                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING            ; On                                                                              ; Off               ; --                                    ; --                   ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 4.0                                                                             ; 1.0               ; --                                    ; --                   ;
; POWER_BOARD_THERMAL_MODEL                       ; None (CONSERVATIVE)                                                             ; --                ; --                                    ; --                   ;
; POWER_PRESET_COOLING_SOLUTION                   ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                           ; --                ; --                                    ; --                   ;
; PRE_MAPPING_RESYNTHESIS                         ; On                                                                              ; Off               ; --                                    ; --                   ;
; PROJECT_OUTPUT_DIRECTORY                        ; output_files                                                                    ; --                ; --                                    ; --                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS                    ; On                                                                              ; Off               ; --                                    ; --                   ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                ; MAXIMUM                                                                         ; Normal            ; --                                    ; --                   ;
; SAFE_STATE_MACHINE                              ; On                                                                              ; Off               ; --                                    ; --                   ;
; SLD_FILE                                        ; spw_ulight_nofifo/synthesis/spw_ulight_nofifo.regmap                            ; --                ; --                                    ; --                   ;
; SLD_FILE                                        ; spw_ulight_nofifo/synthesis/spw_ulight_nofifo.debuginfo                         ; --                ; --                                    ; --                   ;
; SLD_INFO                                        ; QSYS_NAME spw_ulight_nofifo HAS_SOPCINFO 1 GENERATION_ID 1494362040             ; --                ; --                                    ; --                   ;
; SOPCINFO_FILE                                   ; spw_ulight_nofifo/synthesis/../../spw_ulight_nofifo.sopcinfo                    ; --                ; --                                    ; --                   ;
; STATE_MACHINE_PROCESSING                        ; One-Hot                                                                         ; Auto              ; --                                    ; --                   ;
; SYNTHESIS_ONLY_QIP                              ; On                                                                              ; --                ; --                                    ; --                   ;
; SYNTH_GATED_CLOCK_CONVERSION                    ; On                                                                              ; Off               ; --                                    ; --                   ;
; SYNTH_MESSAGE_LEVEL                             ; High                                                                            ; Medium            ; --                                    ; --                   ;
; TOP_LEVEL_ENTITY                                ; spw_ulight_con                                                                  ; spw_ulight_nofifo ; --                                    ; --                   ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES               ; Off                                                                             ; --                ; --                                    ; --                   ;
+-------------------------------------------------+---------------------------------------------------------------------------------+-------------------+---------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:38     ; 1.3                     ; 1383 MB             ; 00:02:22                           ;
; Fitter                    ; 00:22:44     ; 1.0                     ; 2126 MB             ; 00:26:40                           ;
; Assembler                 ; 00:00:21     ; 1.0                     ; 1051 MB             ; 00:00:11                           ;
; TimeQuest Timing Analyzer ; 00:00:47     ; 1.4                     ; 1349 MB             ; 00:00:56                           ;
; EDA Netlist Writer        ; 00:00:09     ; 1.0                     ; 1340 MB             ; 00:00:08                           ;
; Total                     ; 00:25:39     ; --                      ; --                  ; 00:30:17                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; linux-zz3p       ; SUSE LINUX ; 42         ; x86_64         ;
; Fitter                    ; linux-zz3p       ; SUSE LINUX ; 42         ; x86_64         ;
; Assembler                 ; linux-zz3p       ; SUSE LINUX ; 42         ; x86_64         ;
; TimeQuest Timing Analyzer ; linux-zz3p       ; SUSE LINUX ; 42         ; x86_64         ;
; EDA Netlist Writer        ; linux-zz3p       ; SUSE LINUX ; 42         ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo
quartus_fit --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo
quartus_asm --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo
quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo
quartus_eda --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo



