# Verilog Lab Projects

This repository contains basic and fundamental Verilog lab experiments
implemented as part of ECE coursework.

## List of Experiments
- Adders
  - Ripple Carry Adder (RCA)
  - Carry Lookahead Adder (CLA)
  - Carry Skip Adder
  - Carry Select Adder
- Universal Shift Register (USR)

## Tools Used
- Xlinix Vivado
- EDA Playground

