{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592213998169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592213998181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 11:39:58 2020 " "Processing started: Mon Jun 15 11:39:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592213998181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592213998181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_Clockwork -c FSM_Clockwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_Clockwork -c FSM_Clockwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592213998181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592213999201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592213999201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clcokwork_ex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clcokwork_ex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clcokwork_ex5 " "Found entity 1: Clcokwork_ex5" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214012463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214012463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DCF_decoder.bdf " "Can't analyze file -- file DCF_decoder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592214012475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeanddateclock.v 1 1 " "Found 1 design units, including 1 entities, in source file timeanddateclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeAndDateClock " "Found entity 1: timeAndDateClock" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214012483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214012483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "setClock.v(274) " "Verilog HDL information at setClock.v(274): always construct contains both blocking and non-blocking assignments" {  } { { "setClock.v" "" { Text "D:/quartus17/project/ex5_FSM/setClock.v" 274 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592214012490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setclock.v 1 1 " "Found 1 design units, including 1 entities, in source file setclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 setClock " "Found entity 1: setClock" {  } { { "setClock.v" "" { Text "D:/quartus17/project/ex5_FSM/setClock.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214012492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214012492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdsteuerung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDsteuerung-a " "Found design unit 1: LCDsteuerung-a" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ex5_FSM/LCDsteuerung.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013044 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDsteuerung " "Found entity 1: LCDsteuerung" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ex5_FSM/LCDsteuerung.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddriver-communicate " "Found design unit 1: lcddriver-communicate" {  } { { "lcddriver.vhd" "" { Text "D:/quartus17/project/ex5_FSM/lcddriver.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013050 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddriver " "Found entity 1: lcddriver" {  } { { "lcddriver.vhd" "" { Text "D:/quartus17/project/ex5_FSM/lcddriver.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genclockdcf.v 1 1 " "Found 1 design units, including 1 entities, in source file genclockdcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenClockDCF " "Found entity 1: GenClockDCF" {  } { { "GenClockDCF.v" "" { Text "D:/quartus17/project/ex5_FSM/GenClockDCF.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ex5_FSM/FIFO.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013063 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ex5_FSM/FIFO.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcf77_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dcf77_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcf77_decoder " "Found entity 1: dcf77_decoder" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/quartus17/project/ex5_FSM/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clcokwork_ex5 " "Elaborating entity \"Clcokwork_ex5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592214013228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddriver lcddriver:inst5 " "Elaborating entity \"lcddriver\" for hierarchy \"lcddriver:inst5\"" {  } { { "Clcokwork_ex5.bdf" "inst5" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 320 1760 2024 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO lcddriver:inst5\|FIFO:MAP_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\"" {  } { { "lcddriver.vhd" "MAP_FIFO" { Text "D:/quartus17/project/ex5_FSM/lcddriver.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "D:/quartus17/project/ex5_FSM/FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ex5_FSM/FIFO.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214013535 ""}  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ex5_FSM/FIFO.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592214013535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so01 " "Found entity 1: scfifo_so01" {  } { { "db/scfifo_so01.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/scfifo_so01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so01 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated " "Elaborating entity \"scfifo_so01\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3v01 " "Found entity 1: a_dpfifo_3v01" {  } { { "db/a_dpfifo_3v01.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3v01 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo " "Elaborating entity \"a_dpfifo_3v01\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\"" {  } { { "db/scfifo_so01.tdf" "dpfifo" { Text "D:/quartus17/project/ex5_FSM/db/scfifo_so01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpb1 " "Found entity 1: altsyncram_rpb1" {  } { { "db/altsyncram_rpb1.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/altsyncram_rpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpb1 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram " "Elaborating entity \"altsyncram_rpb1\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\"" {  } { { "db/a_dpfifo_3v01.tdf" "FIFOram" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3v01.tdf" "almost_full_comparer" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_3v01.tdf" "three_comparison" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3v01.tdf" "rd_ptr_msb" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214013971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214013971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_3v01.tdf" "usedw_counter" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214013975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/quartus17/project/ex5_FSM/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214014049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_3v01.tdf" "wr_ptr" { Text "D:/quartus17/project/ex5_FSM/db/a_dpfifo_3v01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_10m.v 1 1 " "Using design file clk_10m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_10M " "Found entity 1: Clk_10M" {  } { { "clk_10m.v" "" { Text "D:/quartus17/project/ex5_FSM/clk_10m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214014105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592214014105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_10M Clk_10M:inst3 " "Elaborating entity \"Clk_10M\" for hierarchy \"Clk_10M:inst3\"" {  } { { "Clcokwork_ex5.bdf" "inst3" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 144 -192 48 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_10M:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_10M:inst3\|altpll:altpll_component\"" {  } { { "clk_10m.v" "altpll_component" { Text "D:/quartus17/project/ex5_FSM/clk_10m.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_10M:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_10M:inst3\|altpll:altpll_component\"" {  } { { "clk_10m.v" "" { Text "D:/quartus17/project/ex5_FSM/clk_10m.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_10M:inst3\|altpll:altpll_component " "Instantiated megafunction \"Clk_10M:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_10M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_10M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592214014203 ""}  } { { "clk_10m.v" "" { Text "D:/quartus17/project/ex5_FSM/clk_10m.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592214014203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_10m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_10m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_10M_altpll " "Found entity 1: Clk_10M_altpll" {  } { { "db/clk_10m_altpll.v" "" { Text "D:/quartus17/project/ex5_FSM/db/clk_10m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592214014290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_10M_altpll Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated " "Elaborating entity \"Clk_10M_altpll\" for hierarchy \"Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDsteuerung LCDsteuerung:inst4 " "Elaborating entity \"LCDsteuerung\" for hierarchy \"LCDsteuerung:inst4\"" {  } { { "Clcokwork_ex5.bdf" "inst4" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 352 1432 1720 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014310 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DCF_Enable_in LCDsteuerung.vhd(274) " "VHDL Process Statement warning at LCDsteuerung.vhd(274): signal \"DCF_Enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ex5_FSM/LCDsteuerung.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592214014313 "|Clcokwork_ex5|LCDsteuerung:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenClockDCF GenClockDCF:inst1 " "Elaborating entity \"GenClockDCF\" for hierarchy \"GenClockDCF:inst1\"" {  } { { "Clcokwork_ex5.bdf" "inst1" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 408 64 360 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCF_SIGNAL_out GenClockDCF.v(34) " "Verilog HDL or VHDL warning at GenClockDCF.v(34): object \"DCF_SIGNAL_out\" assigned a value but never read" {  } { { "GenClockDCF.v" "" { Text "D:/quartus17/project/ex5_FSM/GenClockDCF.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592214014319 "|Clcokwork_ex5|GenClockDCF:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst6 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst6\"" {  } { { "Clcokwork_ex5.bdf" "inst6" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 664 872 1232 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014322 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(60) " "Verilog HDL Case Statement information at control_unit.v(60): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "D:/quartus17/project/ex5_FSM/control_unit.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592214014324 "|Clcokwork_ex5|control_unit:inst6"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(92) " "Verilog HDL Case Statement information at control_unit.v(92): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "D:/quartus17/project/ex5_FSM/control_unit.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592214014324 "|Clcokwork_ex5|control_unit:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcf77_decoder dcf77_decoder:inst " "Elaborating entity \"dcf77_decoder\" for hierarchy \"dcf77_decoder:inst\"" {  } { { "Clcokwork_ex5.bdf" "inst" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 392 472 728 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dcf77_decoder.v(48) " "Verilog HDL assignment warning at dcf77_decoder.v(48): truncated value with size 32 to match size of target (6)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014329 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dcf_value dcf77_decoder.v(55) " "Verilog HDL Always Construct warning at dcf77_decoder.v(55): variable \"dcf_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014329 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(60) " "Verilog HDL Always Construct warning at dcf77_decoder.v(60): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014329 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(61) " "Verilog HDL Always Construct warning at dcf77_decoder.v(61): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(62) " "Verilog HDL Always Construct warning at dcf77_decoder.v(62): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(64) " "Verilog HDL Always Construct warning at dcf77_decoder.v(64): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(65) " "Verilog HDL Always Construct warning at dcf77_decoder.v(65): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(66) " "Verilog HDL Always Construct warning at dcf77_decoder.v(66): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(68) " "Verilog HDL Always Construct warning at dcf77_decoder.v(68): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(69) " "Verilog HDL Always Construct warning at dcf77_decoder.v(69): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(71) " "Verilog HDL Always Construct warning at dcf77_decoder.v(71): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(73) " "Verilog HDL Always Construct warning at dcf77_decoder.v(73): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(74) " "Verilog HDL Always Construct warning at dcf77_decoder.v(74): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(76) " "Verilog HDL Always Construct warning at dcf77_decoder.v(76): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(77) " "Verilog HDL Always Construct warning at dcf77_decoder.v(77): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(78) " "Verilog HDL Always Construct warning at dcf77_decoder.v(78): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_dcf dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"data_dcf\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_out dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"timeAndDate_out\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1 dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"p1\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2 dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"p2\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p3 dcf77_decoder.v(54) " "Verilog HDL Always Construct warning at dcf77_decoder.v(54): inferring latch(es) for variable \"p3\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_dcf dcf77_decoder.v(93) " "Verilog HDL Always Construct warning at dcf77_decoder.v(93): variable \"data_dcf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag dcf77_decoder.v(103) " "Verilog HDL Always Construct warning at dcf77_decoder.v(103): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result dcf77_decoder.v(103) " "Verilog HDL Always Construct warning at dcf77_decoder.v(103): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3 dcf77_decoder.v(54) " "Inferred latch for \"p3\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2 dcf77_decoder.v(54) " "Inferred latch for \"p2\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014330 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1 dcf77_decoder.v(54) " "Inferred latch for \"p1\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[0\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[0\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[1\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[1\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[2\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[2\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[3\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[3\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[4\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[4\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[5\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[5\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[6\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[6\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[7\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[7\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[8\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[8\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[9\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[9\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[10\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[10\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[11\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[11\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[12\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[12\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[13\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[13\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[14\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[14\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[15\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[15\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[16\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[16\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[17\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[17\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[18\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[18\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[19\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[19\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[20\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[20\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[21\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[21\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[22\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[22\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[23\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[23\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[24\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[24\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[25\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[25\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[26\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[26\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[27\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[27\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014331 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[28\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[28\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[29\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[29\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[30\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[30\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[31\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[31\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[32\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[32\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[33\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[33\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[34\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[34\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[35\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[35\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[36\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[36\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[37\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[37\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[38\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[38\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[39\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[39\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[40\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[40\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[41\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[41\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[42\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[42\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[43\] dcf77_decoder.v(54) " "Inferred latch for \"timeAndDate_out\[43\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag dcf77_decoder.v(54) " "Inferred latch for \"flag\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[21\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[21\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[22\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[22\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[23\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[23\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[24\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[24\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[25\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[25\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[26\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[26\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[27\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[27\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[28\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[28\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[29\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[29\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[30\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[30\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[31\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[31\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[32\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[32\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[33\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[33\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[34\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[34\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[35\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[35\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[36\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[36\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014332 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[37\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[37\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[38\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[38\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[39\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[39\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[40\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[40\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[41\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[41\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[42\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[42\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[43\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[43\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[44\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[44\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[45\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[45\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[46\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[46\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[47\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[47\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[48\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[48\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[49\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[49\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[50\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[50\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[51\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[51\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[52\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[52\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[53\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[53\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[54\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[54\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[55\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[55\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[56\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[56\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[57\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[57\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dcf\[58\] dcf77_decoder.v(54) " "Inferred latch for \"data_dcf\[58\]\" at dcf77_decoder.v(54)" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014333 "|Clcokwork_ex5|dcf77_decoder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeAndDateClock timeAndDateClock:inst2 " "Elaborating entity \"timeAndDateClock\" for hierarchy \"timeAndDateClock:inst2\"" {  } { { "Clcokwork_ex5.bdf" "inst2" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 328 992 1288 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014335 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_Out timeAndDateClock.v(51) " "Verilog HDL Always Construct warning at timeAndDateClock.v(51): inferring latch(es) for variable \"timeAndDate_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592214014337 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(87) " "Verilog HDL assignment warning at timeAndDateClock.v(87): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(97) " "Verilog HDL assignment warning at timeAndDateClock.v(97): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(117) " "Verilog HDL assignment warning at timeAndDateClock.v(117): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(127) " "Verilog HDL assignment warning at timeAndDateClock.v(127): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timeAndDateClock.v(147) " "Verilog HDL assignment warning at timeAndDateClock.v(147): truncated value with size 32 to match size of target (2)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(157) " "Verilog HDL assignment warning at timeAndDateClock.v(157): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timeAndDateClock.v(177) " "Verilog HDL assignment warning at timeAndDateClock.v(177): truncated value with size 32 to match size of target (2)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(187) " "Verilog HDL assignment warning at timeAndDateClock.v(187): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(208) " "Verilog HDL assignment warning at timeAndDateClock.v(208): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timeAndDateClock.v(227) " "Verilog HDL assignment warning at timeAndDateClock.v(227): truncated value with size 32 to match size of target (1)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(237) " "Verilog HDL assignment warning at timeAndDateClock.v(237): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(255) " "Verilog HDL assignment warning at timeAndDateClock.v(255): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(263) " "Verilog HDL assignment warning at timeAndDateClock.v(263): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[42\] timeAndDateClock.v(51) " "Inferred latch for \"timeAndDate_Out\[42\]\" at timeAndDateClock.v(51)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[43\] timeAndDateClock.v(51) " "Inferred latch for \"timeAndDate_Out\[43\]\" at timeAndDateClock.v(51)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214014338 "|Clcokwork_ex5|timeAndDateClock:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setClock setClock:inst10 " "Elaborating entity \"setClock\" for hierarchy \"setClock:inst10\"" {  } { { "Clcokwork_ex5.bdf" "inst10" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 776 536 832 920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214014341 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nReset setClock.v(148) " "Verilog HDL Always Construct warning at setClock.v(148): variable \"nReset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "setClock.v" "" { Text "D:/quartus17/project/ex5_FSM/setClock.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592214014343 "|Clcokwork_ex5|setClock:inst10"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[30\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015947 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|p1 " "Latch dcf77_decoder:inst\|p1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015947 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[28\] " "Latch dcf77_decoder:inst\|data_dcf\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015947 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|p2 " "Latch dcf77_decoder:inst\|p2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015947 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[35\] " "Latch dcf77_decoder:inst\|data_dcf\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015947 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|p3 " "Latch dcf77_decoder:inst\|p3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[58\] " "Latch dcf77_decoder:inst\|data_dcf\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|flag " "Latch dcf77_decoder:inst\|flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE dcf77_decoder:inst\|counter_decoder\[0\] " "Ports ENA and PRE on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[11\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[12\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[13\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[18\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[19\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[39\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[40\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[41\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[24\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[25\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015948 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[7\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[8\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[9\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[10\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[14\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[15\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[16\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[17\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[20\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[21\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[22\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[23\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015949 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[26\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[27\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[28\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[29\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[31\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[32\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[33\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[34\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[35\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[36\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[37\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|timeAndDate_out\[38\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dcf77_decoder:inst\|counter_decoder\[0\] " "Ports D and ENA on the latch are fed by the same signal dcf77_decoder:inst\|counter_decoder\[0\]" {  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015950 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[49\] " "Latch dcf77_decoder:inst\|data_dcf\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[21\] " "Latch dcf77_decoder:inst\|data_dcf\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[22\] " "Latch dcf77_decoder:inst\|data_dcf\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[23\] " "Latch dcf77_decoder:inst\|data_dcf\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[24\] " "Latch dcf77_decoder:inst\|data_dcf\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[25\] " "Latch dcf77_decoder:inst\|data_dcf\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[26\] " "Latch dcf77_decoder:inst\|data_dcf\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[27\] " "Latch dcf77_decoder:inst\|data_dcf\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[29\] " "Latch dcf77_decoder:inst\|data_dcf\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[30\] " "Latch dcf77_decoder:inst\|data_dcf\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[31\] " "Latch dcf77_decoder:inst\|data_dcf\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015951 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[32\] " "Latch dcf77_decoder:inst\|data_dcf\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[33\] " "Latch dcf77_decoder:inst\|data_dcf\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[34\] " "Latch dcf77_decoder:inst\|data_dcf\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[36\] " "Latch dcf77_decoder:inst\|data_dcf\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[37\] " "Latch dcf77_decoder:inst\|data_dcf\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[38\] " "Latch dcf77_decoder:inst\|data_dcf\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[39\] " "Latch dcf77_decoder:inst\|data_dcf\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[40\] " "Latch dcf77_decoder:inst\|data_dcf\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[41\] " "Latch dcf77_decoder:inst\|data_dcf\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[42\] " "Latch dcf77_decoder:inst\|data_dcf\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[43\] " "Latch dcf77_decoder:inst\|data_dcf\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[44\] " "Latch dcf77_decoder:inst\|data_dcf\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015952 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[45\] " "Latch dcf77_decoder:inst\|data_dcf\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[46\] " "Latch dcf77_decoder:inst\|data_dcf\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[47\] " "Latch dcf77_decoder:inst\|data_dcf\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[48\] " "Latch dcf77_decoder:inst\|data_dcf\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[50\] " "Latch dcf77_decoder:inst\|data_dcf\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[51\] " "Latch dcf77_decoder:inst\|data_dcf\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[52\] " "Latch dcf77_decoder:inst\|data_dcf\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[53\] " "Latch dcf77_decoder:inst\|data_dcf\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[54\] " "Latch dcf77_decoder:inst\|data_dcf\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[55\] " "Latch dcf77_decoder:inst\|data_dcf\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015953 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[56\] " "Latch dcf77_decoder:inst\|data_dcf\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015954 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dcf77_decoder:inst\|data_dcf\[57\] " "Latch dcf77_decoder:inst\|data_dcf\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nReset " "Ports D and ENA on the latch are fed by the same signal nReset" {  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592214015954 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592214015954 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ex5_FSM/LCDsteuerung.vhd" 612 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592214015958 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592214015959 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[30\] timeAndDateClock:inst2\|timeAndDate_Out\[30\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[30\]~1 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[30\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[30\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[30\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[11\] timeAndDateClock:inst2\|timeAndDate_Out\[11\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[11\]~6 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[11\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[11\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[11\]~6\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[12\] timeAndDateClock:inst2\|timeAndDate_Out\[12\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[12\]~11 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[12\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[12\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[12\]~11\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[13\] timeAndDateClock:inst2\|timeAndDate_Out\[13\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[13\]~16 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[13\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[13\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[13\]~16\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[18\] timeAndDateClock:inst2\|timeAndDate_Out\[18\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[18\]~21 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[18\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[18\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[18\]~21\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[19\] timeAndDateClock:inst2\|timeAndDate_Out\[19\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[19\]~26 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[19\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[19\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[19\]~26\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[39\] timeAndDateClock:inst2\|timeAndDate_Out\[39\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[39\]~31 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[39\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[39\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[39\]~31\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[40\] timeAndDateClock:inst2\|timeAndDate_Out\[40\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[40\]~36 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[40\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[40\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[40\]~36\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[41\] timeAndDateClock:inst2\|timeAndDate_Out\[41\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[41\]~41 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[41\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[41\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[41\]~41\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[24\] timeAndDateClock:inst2\|timeAndDate_Out\[24\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[24\]~46 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[24\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[24\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[24\]~46\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[25\] timeAndDateClock:inst2\|timeAndDate_Out\[25\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[25\]~51 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[25\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[25\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[25\]~51\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[7\] timeAndDateClock:inst2\|timeAndDate_Out\[7\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[7\]~56 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[7\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[7\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[7\]~56\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[8\] timeAndDateClock:inst2\|timeAndDate_Out\[8\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[8\]~61 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[8\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[8\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[8\]~61\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[9\] timeAndDateClock:inst2\|timeAndDate_Out\[9\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[9\]~66 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[9\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[9\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[9\]~66\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[10\] timeAndDateClock:inst2\|timeAndDate_Out\[10\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[10\]~71 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[10\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[10\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[10\]~71\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[14\] timeAndDateClock:inst2\|timeAndDate_Out\[14\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[14\]~76 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[14\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[14\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[14\]~76\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[15\] timeAndDateClock:inst2\|timeAndDate_Out\[15\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[15\]~81 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[15\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[15\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[15\]~81\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[16\] timeAndDateClock:inst2\|timeAndDate_Out\[16\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[16\]~86 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[16\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[16\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[16\]~86\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[17\] timeAndDateClock:inst2\|timeAndDate_Out\[17\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[17\]~91 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[17\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[17\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[17\]~91\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[20\] timeAndDateClock:inst2\|timeAndDate_Out\[20\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[20\]~96 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[20\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[20\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[20\]~96\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[21\] timeAndDateClock:inst2\|timeAndDate_Out\[21\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[21\]~101 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[21\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[21\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[21\]~101\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[22\] timeAndDateClock:inst2\|timeAndDate_Out\[22\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[22\]~106 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[22\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[22\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[22\]~106\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[23\] timeAndDateClock:inst2\|timeAndDate_Out\[23\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[23\]~111 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[23\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[23\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[23\]~111\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[26\] timeAndDateClock:inst2\|timeAndDate_Out\[26\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[26\]~116 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[26\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[26\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[26\]~116\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[27\] timeAndDateClock:inst2\|timeAndDate_Out\[27\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[27\]~121 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[27\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[27\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[27\]~121\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[28\] timeAndDateClock:inst2\|timeAndDate_Out\[28\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[28\]~126 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[28\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[28\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[28\]~126\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[29\] timeAndDateClock:inst2\|timeAndDate_Out\[29\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[29\]~131 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[29\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[29\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[29\]~131\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[31\] timeAndDateClock:inst2\|timeAndDate_Out\[31\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[31\]~136 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[31\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[31\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[31\]~136\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[32\] timeAndDateClock:inst2\|timeAndDate_Out\[32\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[32\]~141 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[32\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[32\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[32\]~141\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[33\] timeAndDateClock:inst2\|timeAndDate_Out\[33\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[33\]~146 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[33\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[33\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[33\]~146\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[34\] timeAndDateClock:inst2\|timeAndDate_Out\[34\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[34\]~151 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[34\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[34\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[34\]~151\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[35\] timeAndDateClock:inst2\|timeAndDate_Out\[35\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[35\]~156 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[35\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[35\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[35\]~156\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[36\] timeAndDateClock:inst2\|timeAndDate_Out\[36\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[36\]~161 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[36\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[36\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[36\]~161\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[37\] timeAndDateClock:inst2\|timeAndDate_Out\[37\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[37\]~166 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[37\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[37\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[37\]~166\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[38\] timeAndDateClock:inst2\|timeAndDate_Out\[38\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[38\]~171 " "Register \"timeAndDateClock:inst2\|timeAndDate_Out\[38\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|timeAndDate_Out\[38\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[38\]~171\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|timeAndDate_Out[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|mon_count\[4\] timeAndDateClock:inst2\|mon_count\[4\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[30\]~1 " "Register \"timeAndDateClock:inst2\|mon_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|mon_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[30\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[4\] timeAndDateClock:inst2\|min_count\[4\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[11\]~6 " "Register \"timeAndDateClock:inst2\|min_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[11\]~6\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[5\] timeAndDateClock:inst2\|min_count\[5\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[12\]~11 " "Register \"timeAndDateClock:inst2\|min_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[12\]~11\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[6\] timeAndDateClock:inst2\|min_count\[6\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[13\]~16 " "Register \"timeAndDateClock:inst2\|min_count\[6\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[6\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[13\]~16\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[4\] timeAndDateClock:inst2\|hour_count\[4\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[18\]~21 " "Register \"timeAndDateClock:inst2\|hour_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[18\]~21\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[5\] timeAndDateClock:inst2\|hour_count\[5\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[19\]~26 " "Register \"timeAndDateClock:inst2\|hour_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[19\]~26\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|weekday_count\[0\] timeAndDateClock:inst2\|weekday_count\[0\]~_emulated timeAndDateClock:inst2\|weekday_count\[0\]~1 " "Register \"timeAndDateClock:inst2\|weekday_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|weekday_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|weekday_count\[0\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|weekday_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|weekday_count\[1\] timeAndDateClock:inst2\|weekday_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[40\]~36 " "Register \"timeAndDateClock:inst2\|weekday_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|weekday_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[40\]~36\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|weekday_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|weekday_count\[2\] timeAndDateClock:inst2\|weekday_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[41\]~41 " "Register \"timeAndDateClock:inst2\|weekday_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|weekday_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[41\]~41\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|weekday_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[4\] timeAndDateClock:inst2\|day_count\[4\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[24\]~46 " "Register \"timeAndDateClock:inst2\|day_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[24\]~46\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[5\] timeAndDateClock:inst2\|day_count\[5\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[25\]~51 " "Register \"timeAndDateClock:inst2\|day_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[25\]~51\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[0\] timeAndDateClock:inst2\|min_count\[0\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[7\]~56 " "Register \"timeAndDateClock:inst2\|min_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[7\]~56\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[1\] timeAndDateClock:inst2\|min_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[8\]~61 " "Register \"timeAndDateClock:inst2\|min_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[8\]~61\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[2\] timeAndDateClock:inst2\|min_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[9\]~66 " "Register \"timeAndDateClock:inst2\|min_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[9\]~66\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|min_count\[3\] timeAndDateClock:inst2\|min_count\[3\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[10\]~71 " "Register \"timeAndDateClock:inst2\|min_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|min_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[10\]~71\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|min_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[0\] timeAndDateClock:inst2\|hour_count\[0\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[14\]~76 " "Register \"timeAndDateClock:inst2\|hour_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[14\]~76\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[1\] timeAndDateClock:inst2\|hour_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[15\]~81 " "Register \"timeAndDateClock:inst2\|hour_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[15\]~81\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[2\] timeAndDateClock:inst2\|hour_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[16\]~86 " "Register \"timeAndDateClock:inst2\|hour_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[16\]~86\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|hour_count\[3\] timeAndDateClock:inst2\|hour_count\[3\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[17\]~91 " "Register \"timeAndDateClock:inst2\|hour_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|hour_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[17\]~91\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[0\] timeAndDateClock:inst2\|day_count\[0\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[20\]~96 " "Register \"timeAndDateClock:inst2\|day_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[20\]~96\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[1\] timeAndDateClock:inst2\|day_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[21\]~101 " "Register \"timeAndDateClock:inst2\|day_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[21\]~101\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[2\] timeAndDateClock:inst2\|day_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[22\]~106 " "Register \"timeAndDateClock:inst2\|day_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[22\]~106\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|day_count\[3\] timeAndDateClock:inst2\|day_count\[3\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[23\]~111 " "Register \"timeAndDateClock:inst2\|day_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|day_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[23\]~111\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|day_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|mon_count\[0\] timeAndDateClock:inst2\|mon_count\[0\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[26\]~116 " "Register \"timeAndDateClock:inst2\|mon_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|mon_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[26\]~116\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|mon_count\[1\] timeAndDateClock:inst2\|mon_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[27\]~121 " "Register \"timeAndDateClock:inst2\|mon_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|mon_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[27\]~121\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|mon_count\[2\] timeAndDateClock:inst2\|mon_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[28\]~126 " "Register \"timeAndDateClock:inst2\|mon_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|mon_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[28\]~126\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|mon_count\[3\] timeAndDateClock:inst2\|mon_count\[3\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[29\]~131 " "Register \"timeAndDateClock:inst2\|mon_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|mon_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[29\]~131\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[0\] timeAndDateClock:inst2\|year_count\[0\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[31\]~136 " "Register \"timeAndDateClock:inst2\|year_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[31\]~136\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[1\] timeAndDateClock:inst2\|year_count\[1\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[32\]~141 " "Register \"timeAndDateClock:inst2\|year_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[32\]~141\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[2\] timeAndDateClock:inst2\|year_count\[2\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[33\]~146 " "Register \"timeAndDateClock:inst2\|year_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[33\]~146\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[3\] timeAndDateClock:inst2\|year_count\[3\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[34\]~151 " "Register \"timeAndDateClock:inst2\|year_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[34\]~151\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[4\] timeAndDateClock:inst2\|year_count\[4\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[35\]~156 " "Register \"timeAndDateClock:inst2\|year_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[35\]~156\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[5\] timeAndDateClock:inst2\|year_count\[5\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[36\]~161 " "Register \"timeAndDateClock:inst2\|year_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[36\]~161\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[6\] timeAndDateClock:inst2\|year_count\[6\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[37\]~166 " "Register \"timeAndDateClock:inst2\|year_count\[6\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[6\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[37\]~166\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst2\|year_count\[7\] timeAndDateClock:inst2\|year_count\[7\]~_emulated timeAndDateClock:inst2\|timeAndDate_Out\[38\]~171 " "Register \"timeAndDateClock:inst2\|year_count\[7\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst2\|year_count\[7\]~_emulated\" and latch \"timeAndDateClock:inst2\|timeAndDate_Out\[38\]~171\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592214015962 "|Clcokwork_ex5|timeAndDateClock:inst2|year_count[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1592214015962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592214016600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592214017666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus17/project/ex5_FSM/output_files/FSM_Clockwork.map.smsg " "Generated suppressed messages file D:/quartus17/project/ex5_FSM/output_files/FSM_Clockwork.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214017777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592214018005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592214018005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1489 " "Implemented 1489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592214018296 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592214018296 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592214018296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1455 " "Implemented 1455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592214018296 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592214018296 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592214018296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592214018296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592214018337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 11:40:18 2020 " "Processing ended: Mon Jun 15 11:40:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592214018337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592214018337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592214018337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592214018337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592214020202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592214020216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 11:40:19 2020 " "Processing started: Mon Jun 15 11:40:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592214020216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592214020216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSM_Clockwork -c FSM_Clockwork " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FSM_Clockwork -c FSM_Clockwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592214020216 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1592214020552 ""}
{ "Info" "0" "" "Project  = FSM_Clockwork" {  } {  } 0 0 "Project  = FSM_Clockwork" 0 0 "Fitter" 0 0 1592214020552 ""}
{ "Info" "0" "" "Revision = FSM_Clockwork" {  } {  } 0 0 "Revision = FSM_Clockwork" 0 0 "Fitter" 0 0 1592214020552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592214020693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592214020693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSM_Clockwork EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"FSM_Clockwork\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592214020763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592214020851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592214020851 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_10m_altpll.v" "" { Text "D:/quartus17/project/ex5_FSM/db/clk_10m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592214020917 ""}  } { { "db/clk_10m_altpll.v" "" { Text "D:/quartus17/project/ex5_FSM/db/clk_10m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592214020917 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592214021116 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592214021650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592214021650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592214021650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592214021650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592214021655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592214021655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592214021655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592214021655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592214021655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592214021655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592214021657 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592214021715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "113 " "TimeQuest Timing Analyzer is analyzing 113 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1592214022688 ""}
{ "Info" "ISTA_SDC_FOUND" "FSM_Clockwork.sdc " "Reading SDC File: 'FSM_Clockwork.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592214022691 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592214022697 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1592214022697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592214022698 ""}
{ "Info" "ISTA_SDC_FOUND" "Clcokwork.sdc " "Reading SDC File: 'Clcokwork.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592214022698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592214022699 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592214022705 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1592214022705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a7~porta_we_reg CLOCK_50 " "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a7~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022706 "|Clcokwork_ex5|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_async_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:inst6\|state.set_Clock GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Register control_unit:inst6\|state.set_Clock is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_async_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022706 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_async_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dcf77_decoder:inst\|counter_decoder\[0\] " "Node: dcf77_decoder:inst\|counter_decoder\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|timeAndDate_out\[27\] dcf77_decoder:inst\|counter_decoder\[0\] " "Latch dcf77_decoder:inst\|timeAndDate_out\[27\] is being clocked by dcf77_decoder:inst\|counter_decoder\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022706 "|Clcokwork_ex5|dcf77_decoder:inst|counter_decoder[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_sync_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dcf77_decoder:inst\|counter_decoder\[5\] GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Register dcf77_decoder:inst\|counter_decoder\[5\] is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_sync_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022706 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|day_carry " "Node: timeAndDateClock:inst2\|day_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|weekday_count\[0\]~_emulated timeAndDateClock:inst2\|day_carry " "Register timeAndDateClock:inst2\|weekday_count\[0\]~_emulated is being clocked by timeAndDateClock:inst2\|day_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022706 "|Clcokwork_ex5|timeAndDateClock:inst2|day_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|hour_carry " "Node: timeAndDateClock:inst2\|hour_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|day_carry timeAndDateClock:inst2\|hour_carry " "Register timeAndDateClock:inst2\|day_carry is being clocked by timeAndDateClock:inst2\|hour_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022707 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|min_carry " "Node: timeAndDateClock:inst2\|min_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|hour_carry timeAndDateClock:inst2\|min_carry " "Register timeAndDateClock:inst2\|hour_carry is being clocked by timeAndDateClock:inst2\|min_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022707 "|Clcokwork_ex5|timeAndDateClock:inst2|min_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|mon_carry " "Node: timeAndDateClock:inst2\|mon_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|mon_count\[4\]~_emulated timeAndDateClock:inst2\|mon_carry " "Register timeAndDateClock:inst2\|mon_count\[4\]~_emulated is being clocked by timeAndDateClock:inst2\|mon_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022707 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|year_carry " "Node: timeAndDateClock:inst2\|year_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_count\[1\]~_emulated timeAndDateClock:inst2\|year_carry " "Register timeAndDateClock:inst2\|year_count\[1\]~_emulated is being clocked by timeAndDateClock:inst2\|year_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214022707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592214022707 "|Clcokwork_ex5|timeAndDateClock:inst2|year_carry"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1592214022716 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592214022719 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1592214022719 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1592214022719 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1592214022719 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592214022719 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592214022719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592214022719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          clk " " 100.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592214022719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592214022719 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592214022719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node Clk_10M:inst3\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022852 ""}  } { { "db/clk_10m_altpll.v" "" { Text "D:/quartus17/project/ex5_FSM/db/clk_10m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GenClockDCF:inst1\|CLK_ENA_HZ_async_out  " "Automatically promoted node GenClockDCF:inst1\|CLK_ENA_HZ_async_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022852 ""}  } { { "GenClockDCF.v" "" { Text "D:/quartus17/project/ex5_FSM/GenClockDCF.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[41\]~247  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[41\]~247 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[30\]~2 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[30\]~2" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[12\]~12 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[12\]~12" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[13\]~17 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[13\]~17" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[19\]~27 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[19\]~27" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[39\]~32 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[39\]~32" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[40\]~37 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[40\]~37" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[41\]~42 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[41\]~42" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[24\]~47 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[24\]~47" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1592214022852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592214022852 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcf77_decoder:inst\|timeAndDate_out\[41\]~2  " "Automatically promoted node dcf77_decoder:inst\|timeAndDate_out\[41\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022853 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|day_carry  " "Automatically promoted node timeAndDateClock:inst2\|day_carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|min_carry  " "Automatically promoted node timeAndDateClock:inst2\|min_carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|year_carry  " "Automatically promoted node timeAndDateClock:inst2\|year_carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GenClockDCF:inst1\|CLK_ENA_HZ_sync_out  " "Automatically promoted node GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "GenClockDCF.v" "" { Text "D:/quartus17/project/ex5_FSM/GenClockDCF.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|hour_carry  " "Automatically promoted node timeAndDateClock:inst2\|hour_carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|mon_carry  " "Automatically promoted node timeAndDateClock:inst2\|mon_carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcf77_decoder:inst\|p1~1  " "Automatically promoted node dcf77_decoder:inst\|p1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "dcf77_decoder.v" "" { Text "D:/quartus17/project/ex5_FSM/dcf77_decoder.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node nReset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[4\]~211 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[4\]~211" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[8\]~62 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[8\]~62" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[7\]~57 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[7\]~57" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[10\]~72 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[10\]~72" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[9\]~67 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[9\]~67" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[15\]~82 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[15\]~82" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[14\]~77 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[14\]~77" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[16\]~87 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[16\]~87" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[17\]~92 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[17\]~92" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592214022854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1592214022854 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592214022854 ""}  } { { "Clcokwork_ex5.bdf" "" { Schematic "D:/quartus17/project/ex5_FSM/Clcokwork_ex5.bdf" { { 104 -120 48 120 "nReset" "" } } } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[30\]~0  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[30\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022855 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "setClock:inst10\|always3~0  " "Automatically promoted node setClock:inst10\|always3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022855 ""}  } { { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[4\]~211  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[4\]~211 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022855 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcf77_decoder:inst\|always0~0  " "Automatically promoted node dcf77_decoder:inst\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022855 ""}  } { { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|min_carry~0  " "Automatically promoted node timeAndDateClock:inst2\|min_carry~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592214022855 ""}  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ex5_FSM/timeAndDateClock.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 0 { 0 ""} 0 2561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592214022855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592214023208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592214023210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592214023210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592214023213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592214023216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592214023219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592214023219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592214023220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592214023258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592214023260 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592214023260 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592214023363 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592214023363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592214023364 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592214023415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592214024326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592214024586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592214024616 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592214025200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592214025200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592214025662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/quartus17/project/ex5_FSM/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592214026801 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592214026801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592214027018 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1592214027018 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592214027018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592214027021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592214027184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592214027202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592214027540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592214027541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592214028084 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592214028654 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592214028981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus17/project/ex5_FSM/output_files/FSM_Clockwork.fit.smsg " "Generated suppressed messages file D:/quartus17/project/ex5_FSM/output_files/FSM_Clockwork.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592214029112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5575 " "Peak virtual memory: 5575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592214029660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 11:40:29 2020 " "Processing ended: Mon Jun 15 11:40:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592214029660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592214029660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592214029660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592214029660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592214031165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592214031176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 11:40:30 2020 " "Processing started: Mon Jun 15 11:40:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592214031176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592214031176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FSM_Clockwork -c FSM_Clockwork " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FSM_Clockwork -c FSM_Clockwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592214031176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592214031774 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592214032652 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592214032699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592214032942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 11:40:32 2020 " "Processing ended: Mon Jun 15 11:40:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592214032942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592214032942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592214032942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592214032942 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592214033588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592214034637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592214034650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 11:40:34 2020 " "Processing started: Mon Jun 15 11:40:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592214034650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214034650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM_Clockwork -c FSM_Clockwork " "Command: quartus_sta FSM_Clockwork -c FSM_Clockwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214034651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1592214034909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035594 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "113 " "TimeQuest Timing Analyzer is analyzing 113 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035886 ""}
{ "Info" "ISTA_SDC_FOUND" "FSM_Clockwork.sdc " "Reading SDC File: 'FSM_Clockwork.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035963 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592214035968 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035968 ""}
{ "Info" "ISTA_SDC_FOUND" "Clcokwork.sdc " "Reading SDC File: 'Clcokwork.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035972 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592214035980 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg CLOCK_50 " "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_async_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:inst6\|state.set_Clock GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Register control_unit:inst6\|state.set_Clock is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_async_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_async_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_sync_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dcf77_decoder:inst\|counter_decoder\[4\] GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Register dcf77_decoder:inst\|counter_decoder\[4\] is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_sync_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nReset " "Node: nReset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|p2 nReset " "Latch dcf77_decoder:inst\|p2 is being clocked by nReset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|nReset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dcf77_decoder:inst\|counter_decoder\[0\] " "Node: dcf77_decoder:inst\|counter_decoder\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|flag dcf77_decoder:inst\|counter_decoder\[0\] " "Latch dcf77_decoder:inst\|flag is being clocked by dcf77_decoder:inst\|counter_decoder\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|dcf77_decoder:inst|counter_decoder[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|min_carry " "Node: timeAndDateClock:inst2\|min_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated timeAndDateClock:inst2\|min_carry " "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|min_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|timeAndDateClock:inst2|min_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|hour_carry " "Node: timeAndDateClock:inst2\|hour_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated timeAndDateClock:inst2\|hour_carry " "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|hour_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|year_carry " "Node: timeAndDateClock:inst2\|year_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated timeAndDateClock:inst2\|year_carry " "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated is being clocked by timeAndDateClock:inst2\|year_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|timeAndDateClock:inst2|year_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|mon_carry " "Node: timeAndDateClock:inst2\|mon_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_carry timeAndDateClock:inst2\|mon_carry " "Register timeAndDateClock:inst2\|year_carry is being clocked by timeAndDateClock:inst2\|mon_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|day_carry " "Node: timeAndDateClock:inst2\|day_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|mon_carry timeAndDateClock:inst2\|day_carry " "Register timeAndDateClock:inst2\|mon_carry is being clocked by timeAndDateClock:inst2\|day_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214035981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035981 "|Clcokwork_ex5|timeAndDateClock:inst2|day_carry"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035984 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592214035985 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035985 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035985 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214035986 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1592214035988 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1592214035998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1592214036040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036767 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592214036868 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg CLOCK_50 " "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_async_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:inst6\|state.set_Clock GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Register control_unit:inst6\|state.set_Clock is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_async_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_async_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_sync_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dcf77_decoder:inst\|counter_decoder\[4\] GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Register dcf77_decoder:inst\|counter_decoder\[4\] is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_sync_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nReset " "Node: nReset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|p2 nReset " "Latch dcf77_decoder:inst\|p2 is being clocked by nReset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|nReset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dcf77_decoder:inst\|counter_decoder\[0\] " "Node: dcf77_decoder:inst\|counter_decoder\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|flag dcf77_decoder:inst\|counter_decoder\[0\] " "Latch dcf77_decoder:inst\|flag is being clocked by dcf77_decoder:inst\|counter_decoder\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|dcf77_decoder:inst|counter_decoder[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|min_carry " "Node: timeAndDateClock:inst2\|min_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated timeAndDateClock:inst2\|min_carry " "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|min_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|timeAndDateClock:inst2|min_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|hour_carry " "Node: timeAndDateClock:inst2\|hour_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated timeAndDateClock:inst2\|hour_carry " "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|hour_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|year_carry " "Node: timeAndDateClock:inst2\|year_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated timeAndDateClock:inst2\|year_carry " "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated is being clocked by timeAndDateClock:inst2\|year_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036870 "|Clcokwork_ex5|timeAndDateClock:inst2|year_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|mon_carry " "Node: timeAndDateClock:inst2\|mon_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_carry timeAndDateClock:inst2\|mon_carry " "Register timeAndDateClock:inst2\|year_carry is being clocked by timeAndDateClock:inst2\|mon_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036871 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|day_carry " "Node: timeAndDateClock:inst2\|day_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|mon_carry timeAndDateClock:inst2\|day_carry " "Register timeAndDateClock:inst2\|mon_carry is being clocked by timeAndDateClock:inst2\|day_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214036871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036871 "|Clcokwork_ex5|timeAndDateClock:inst2|day_carry"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036871 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592214036872 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036872 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036872 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214036892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1592214036909 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592214037024 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037024 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg CLOCK_50 " "Register lcddriver:inst5\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\|ram_block1a0~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_async_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:inst6\|state.set_Clock GenClockDCF:inst1\|CLK_ENA_HZ_async_out " "Register control_unit:inst6\|state.set_Clock is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_async_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_async_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Node: GenClockDCF:inst1\|CLK_ENA_HZ_sync_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dcf77_decoder:inst\|counter_decoder\[4\] GenClockDCF:inst1\|CLK_ENA_HZ_sync_out " "Register dcf77_decoder:inst\|counter_decoder\[4\] is being clocked by GenClockDCF:inst1\|CLK_ENA_HZ_sync_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|GenClockDCF:inst1|CLK_ENA_HZ_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nReset " "Node: nReset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|p2 nReset " "Latch dcf77_decoder:inst\|p2 is being clocked by nReset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|nReset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dcf77_decoder:inst\|counter_decoder\[0\] " "Node: dcf77_decoder:inst\|counter_decoder\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dcf77_decoder:inst\|flag dcf77_decoder:inst\|counter_decoder\[0\] " "Latch dcf77_decoder:inst\|flag is being clocked by dcf77_decoder:inst\|counter_decoder\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|dcf77_decoder:inst|counter_decoder[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|min_carry " "Node: timeAndDateClock:inst2\|min_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated timeAndDateClock:inst2\|min_carry " "Register timeAndDateClock:inst2\|min_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|min_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|timeAndDateClock:inst2|min_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|hour_carry " "Node: timeAndDateClock:inst2\|hour_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated timeAndDateClock:inst2\|hour_carry " "Register timeAndDateClock:inst2\|hour_count\[2\]~_emulated is being clocked by timeAndDateClock:inst2\|hour_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037025 "|Clcokwork_ex5|timeAndDateClock:inst2|hour_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|year_carry " "Node: timeAndDateClock:inst2\|year_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated timeAndDateClock:inst2\|year_carry " "Register timeAndDateClock:inst2\|year_count\[5\]~_emulated is being clocked by timeAndDateClock:inst2\|year_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037026 "|Clcokwork_ex5|timeAndDateClock:inst2|year_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|mon_carry " "Node: timeAndDateClock:inst2\|mon_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|year_carry timeAndDateClock:inst2\|mon_carry " "Register timeAndDateClock:inst2\|year_carry is being clocked by timeAndDateClock:inst2\|mon_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037026 "|Clcokwork_ex5|timeAndDateClock:inst2|mon_carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "timeAndDateClock:inst2\|day_carry " "Node: timeAndDateClock:inst2\|day_carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timeAndDateClock:inst2\|mon_carry timeAndDateClock:inst2\|day_carry " "Register timeAndDateClock:inst2\|mon_carry is being clocked by timeAndDateClock:inst2\|day_carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592214037026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037026 "|Clcokwork_ex5|timeAndDateClock:inst2|day_carry"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037026 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592214037027 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037027 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037028 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592214037539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 11:40:37 2020 " "Processing ended: Mon Jun 15 11:40:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592214037539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592214037539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592214037539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214037539 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 349 s " "Quartus Prime Full Compilation was successful. 0 errors, 349 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1592214038248 ""}
