  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 6.97 seconds. Total CPU system time: 1.09 seconds. Total elapsed time: 12.94 seconds; peak allocated memory: 759.453 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 17s
