<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3334' ll='3336' type='void llvm::TargetLowering::initializeSplitCSR(llvm::MachineBasicBlock * Entry) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3331'>/// Perform necessary initialization to handle a subset of CSRs explicitly
  /// via copies. This function is called at the beginning of instruction
  /// selection.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='498' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11981' c='_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1875' c='_ZNK4llvm16SITargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15315' c='_ZNK4llvm17ARMTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14669' c='_ZNK4llvm17PPCTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44736' c='_ZNK4llvm17X86TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE'/>
