Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 20:29:51 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 783 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 10 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.244        0.000                      0                 1225        0.033        0.000                      0                 1225        1.500        0.000                       0                   795  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0_1  {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.509        0.000                      0                  141        0.189        0.000                      0                  141       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.465        0.000                      0                   39        0.159        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0          4.004        0.000                      0                  844        0.105        0.000                      0                  844        4.020        0.000                       0                   593  
  clk_out4_Testing_HDMI_clk_wiz_0_0         55.543        0.000                      0                  196        0.273        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.511        0.000                      0                  141        0.189        0.000                      0                  141       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.466        0.000                      0                   39        0.159        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.004        0.000                      0                  844        0.105        0.000                      0                  844        4.020        0.000                       0                   593  
  clk_out4_Testing_HDMI_clk_wiz_0_0_1       55.545        0.000                      0                  196        0.273        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0          4.834        0.000                      0                   24        0.048        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.509        0.000                      0                  141        0.099        0.000                      0                  141  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0          4.834        0.000                      0                   24        0.048        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.244        0.000                      0                   30        0.123        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.246        0.000                      0                   30        0.125        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.465        0.000                      0                   39        0.096        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          5.827        0.000                      0                   18        0.189        0.000                      0                   18  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.269        0.000                      0                   24        0.238        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          5.829        0.000                      0                   18        0.191        0.000                      0                   18  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.004        0.000                      0                  844        0.033        0.000                      0                  844  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.271        0.000                      0                   24        0.241        0.000                      0                   24  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out4_Testing_HDMI_clk_wiz_0_0         55.543        0.000                      0                  196        0.177        0.000                      0                  196  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.509        0.000                      0                  141        0.099        0.000                      0                  141  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1        4.836        0.000                      0                   24        0.050        0.000                      0                   24  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0_1        4.836        0.000                      0                   24        0.050        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.244        0.000                      0                   30        0.123        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.465        0.000                      0                   39        0.096        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.246        0.000                      0                   30        0.125        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        5.827        0.000                      0                   18        0.189        0.000                      0                   18  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.004        0.000                      0                  844        0.033        0.000                      0                  844  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.269        0.000                      0                   24        0.238        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        5.829        0.000                      0                   18        0.191        0.000                      0                   18  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.271        0.000                      0                   24        0.241        0.000                      0                   24  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out4_Testing_HDMI_clk_wiz_0_0_1       55.543        0.000                      0                  196        0.177        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.976ns (20.999%)  route 7.434ns (79.001%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.161     7.396    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.152     7.548 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.870     8.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y112       LUT6 (Prop_lut6_I2_O)        0.326     8.745 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.745    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.564ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.002ns (21.395%)  route 7.355ns (78.605%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.816     8.338    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.356     8.694 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X111Y111       FDRE (Setup_fdre_C_D)        0.075    39.258    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 30.564    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 1.746ns (18.698%)  route 7.592ns (81.302%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT3 (Prop_lut3_I1_O)        0.124     8.673 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.673    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.772ns (18.924%)  route 7.592ns (81.076%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I1_O)        0.150     8.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.699    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.075    39.298    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.298    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.974ns (21.915%)  route 7.034ns (78.085%))
  Logic Levels:           8  (LUT3=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.494     8.016    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X112Y111       LUT6 (Prop_lut6_I3_O)        0.328     8.344 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.344    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.081    39.264    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.264    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.914ns (21.409%)  route 7.026ns (78.591%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT3 (Prop_lut3_I0_O)        0.326     8.278 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.278    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.029    39.214    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.214    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.945ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.914ns (21.426%)  route 7.019ns (78.574%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.830     7.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I5_O)        0.326     8.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.271    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.031    39.216    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.216    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 30.945    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.942ns (21.654%)  route 7.026ns (78.346%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.354     8.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.306    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.075    39.260    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.974ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 1.744ns (19.595%)  route 7.156ns (80.405%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.813     5.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I3_O)        0.124     5.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           0.662     6.297    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I5_O)        0.124     6.421 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.751     7.172    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I4_O)        0.124     7.296 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.817     8.113    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.237    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.272    
                         clock uncertainty           -0.090    39.182    
    SLICE_X113Y112       FDRE (Setup_fdre_C_D)        0.029    39.211    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.211    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 30.974    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.837ns (21.373%)  route 6.758ns (78.627%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.126     4.367    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I3_O)        0.332     4.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.603     5.303    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     5.427 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.286     5.713    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y112       LUT4 (Prop_lut4_I3_O)        0.117     5.830 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          1.185     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X110Y110       LUT4 (Prop_lut4_I3_O)        0.348     7.363 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.568     7.932    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.584    39.274    
                         clock uncertainty           -0.090    39.184    
    SLICE_X110Y110       FDSE (Setup_fdse_C_D)       -0.043    39.141    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 31.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.107    -0.393    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.665%)  route 0.142ns (43.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.142    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X108Y108       LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.499    
    SLICE_X108Y108       FDSE (Hold_fdse_C_D)         0.121    -0.378    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT4 (Prop_lut4_I1_O)        0.048    -0.192 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.107    -0.393    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.251    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/data0[1]
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.907%)  route 0.072ns (24.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.072    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X109Y105       LUT6 (Prop_lut6_I3_O)        0.099    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092    -0.422    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.239    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT3 (Prop_lut3_I1_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.536%)  route 0.142ns (40.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.209    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[6]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0_n_0
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                         clock pessimism              0.271    -0.477    
    SLICE_X110Y110       FDRE (Hold_fdre_C_D)         0.092    -0.385    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.091    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.099    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.422    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.549%)  route 1.452ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.079     3.286    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.609ns (29.555%)  route 1.452ns (70.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.153     1.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.118     3.325    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.462%)  route 1.389ns (70.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.029     3.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.598%)  route 1.380ns (70.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.299 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.031     3.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.608ns (30.452%)  route 1.389ns (69.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.152     1.336 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.610ns (30.659%)  route 1.380ns (69.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.154     1.329 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  1.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.048    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.121    -0.380    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[5]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120    -0.380    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X109Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092    -0.424    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.098    -0.124 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.248    -0.503    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT2 (Prop_lut2_I0_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT4 (Prop_lut4_I1_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.392    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.393    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I2_O)        0.099    -0.149 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.515    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.423    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.649ns (44.621%)  route 3.288ns (55.379%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.325     5.005 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     5.005    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.647ns (44.602%)  route 3.288ns (55.398%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.003 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.003    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.647ns (44.610%)  route 3.287ns (55.390%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.625     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.002 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.002    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.644ns (45.237%)  route 3.201ns (54.763%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.539     4.593    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.320     4.913 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     4.913    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.649ns (45.506%)  route 3.172ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.511     4.565    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.325     4.890 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.890    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.647ns (45.506%)  route 3.170ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.509     4.563    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y91        LUT4 (Prop_lut4_I2_O)        0.323     4.886 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.886    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.567     9.005    
                         clock uncertainty           -0.072     8.933    
    SLICE_X101Y91        FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.168ns (37.094%)  route 3.677ns (62.906%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.976    -0.740    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/Q
                         net (fo=1, routed)           0.782     0.560    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd[13]
    SLICE_X94Y103        LUT4 (Prop_lut4_I2_O)        0.124     0.684 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.809     1.493    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4_n_0
    SLICE_X94Y101        LUT5 (Prop_lut5_I1_O)        0.124     1.617 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1/O
                         net (fo=10, routed)          1.054     2.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.124     2.795 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/O
                         net (fo=5, routed)           0.735     3.531    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[3]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.655 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15/O
                         net (fo=1, routed)           0.000     3.655    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.188 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.442 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.737    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     5.104 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     5.104    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.584     9.273    
                         clock uncertainty           -0.072     9.201    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     9.232    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.645ns (46.171%)  route 3.084ns (53.829%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.422     4.476    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X98Y93         LUT4 (Prop_lut4_I2_O)        0.321     4.797 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.797    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)        0.118     9.052    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.645ns (46.959%)  route 2.988ns (53.041%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.326     4.380    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.321     4.701 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.701    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.649ns (47.219%)  route 2.961ns (52.781%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.300     4.354    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.325     4.679 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  4.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_7
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/Q
                         net (fo=1, routed)           0.198    -0.201    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[1]
    SLICE_X101Y98        LUT3 (Prop_lut3_I1_O)        0.045    -0.156 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.091    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.456ns (79.614%)  route 0.117ns (20.386%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[13]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.166    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_5
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.236%)  route 0.075ns (34.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.689    -0.542    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X95Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/Q
                         net (fo=4, routed)           0.075    -0.326    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_tmp[13]
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.963    -0.777    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X94Y103        FDRE (Hold_fdre_C_D)         0.076    -0.453    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[15]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.166    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.608    -0.623    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.395    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg_n_0_[10]
    SLICE_X98Y95         LUT3 (Prop_lut3_I1_O)        0.045    -0.350 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1_n_0
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X98Y95         FDRE (Hold_fdre_C_D)         0.120    -0.490    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_6
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_4
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.045 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.008 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1_n_7
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y36      Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y36      Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y90    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/dividend0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y90    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/dividend0_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       55.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.400    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X95Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.355 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.293    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X95Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.248    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.251    -0.611    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091    -0.520    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X94Y93         FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X94Y94         FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X94Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X94Y91         FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X94Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X94Y92         FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X103Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y106       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.689    -0.542    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.401 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.232    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X103Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.187 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.124 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.963    -0.777    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.235    -0.542    
    SLICE_X103Y107       FDSE (Hold_fdse_C_D)         0.105    -0.437    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X103Y104       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y104       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y105       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X97Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X97Y95         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         60.000      59.000     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.511ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.976ns (20.999%)  route 7.434ns (79.001%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.161     7.396    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.152     7.548 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.870     8.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y112       LUT6 (Prop_lut6_I2_O)        0.326     8.745 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.745    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.088    39.225    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 30.511    

Slack (MET) :             30.566ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.002ns (21.395%)  route 7.355ns (78.605%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.816     8.338    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.356     8.694 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.088    39.185    
    SLICE_X111Y111       FDRE (Setup_fdre_C_D)        0.075    39.260    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 30.566    

Slack (MET) :             30.583ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 1.746ns (18.698%)  route 7.592ns (81.302%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT3 (Prop_lut3_I1_O)        0.124     8.673 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.673    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.088    39.225    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 30.583    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.772ns (18.924%)  route 7.592ns (81.076%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I1_O)        0.150     8.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.699    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.088    39.225    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.075    39.300    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.300    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 30.601    

Slack (MET) :             30.921ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.974ns (21.915%)  route 7.034ns (78.085%))
  Logic Levels:           8  (LUT3=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.494     8.016    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X112Y111       LUT6 (Prop_lut6_I3_O)        0.328     8.344 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.344    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.088    39.185    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.081    39.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.266    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 30.921    

Slack (MET) :             30.938ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.914ns (21.409%)  route 7.026ns (78.591%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT3 (Prop_lut3_I0_O)        0.326     8.278 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.278    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.088    39.187    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.029    39.216    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.216    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 30.938    

Slack (MET) :             30.947ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.914ns (21.426%)  route 7.019ns (78.574%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.830     7.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I5_O)        0.326     8.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.271    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.088    39.187    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.031    39.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.218    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 30.947    

Slack (MET) :             30.956ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.942ns (21.654%)  route 7.026ns (78.346%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.354     8.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.306    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.088    39.187    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.075    39.262    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.262    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 30.956    

Slack (MET) :             30.976ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 1.744ns (19.595%)  route 7.156ns (80.405%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.813     5.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I3_O)        0.124     5.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           0.662     6.297    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I5_O)        0.124     6.421 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.751     7.172    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I4_O)        0.124     7.296 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.817     8.113    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.237    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.272    
                         clock uncertainty           -0.088    39.184    
    SLICE_X113Y112       FDRE (Setup_fdre_C_D)        0.029    39.213    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.213    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 30.976    

Slack (MET) :             31.211ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.837ns (21.373%)  route 6.758ns (78.627%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.126     4.367    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I3_O)        0.332     4.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.603     5.303    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     5.427 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.286     5.713    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y112       LUT4 (Prop_lut4_I3_O)        0.117     5.830 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          1.185     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X110Y110       LUT4 (Prop_lut4_I3_O)        0.348     7.363 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.568     7.932    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.584    39.274    
                         clock uncertainty           -0.088    39.186    
    SLICE_X110Y110       FDSE (Setup_fdse_C_D)       -0.043    39.143    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 31.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.107    -0.393    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.665%)  route 0.142ns (43.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.142    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X108Y108       LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.499    
    SLICE_X108Y108       FDSE (Hold_fdse_C_D)         0.121    -0.378    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT4 (Prop_lut4_I1_O)        0.048    -0.192 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.107    -0.393    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.251    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/data0[1]
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.907%)  route 0.072ns (24.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.072    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X109Y105       LUT6 (Prop_lut6_I3_O)        0.099    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092    -0.422    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.239    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT3 (Prop_lut3_I1_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.536%)  route 0.142ns (40.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.209    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[6]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0_n_0
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                         clock pessimism              0.271    -0.477    
    SLICE_X110Y110       FDRE (Hold_fdre_C_D)         0.092    -0.385    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.091    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.099    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.422    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y105   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y112   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y112   Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.278    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.754    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.754    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.278    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.754    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.754    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.278    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.754    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.754    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.278    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.754    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.754    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.549%)  route 1.452ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.079     3.287    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.287    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.609ns (29.555%)  route 1.452ns (70.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.153     1.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.118     3.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.326    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.462%)  route 1.389ns (70.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.029     3.237    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.598%)  route 1.380ns (70.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.299 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.031     3.239    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.239    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.608ns (30.452%)  route 1.389ns (69.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.152     1.336 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.283    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.610ns (30.659%)  route 1.380ns (69.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.154     1.329 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.208    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.283    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.283    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  1.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.048    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.121    -0.380    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[5]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120    -0.380    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X109Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092    -0.424    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.098    -0.124 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.248    -0.503    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT2 (Prop_lut2_I0_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT4 (Prop_lut4_I1_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.392    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.393    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I2_O)        0.099    -0.149 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.515    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.423    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y107   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y110   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.649ns (44.621%)  route 3.288ns (55.379%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.325     5.005 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     5.005    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.071     8.935    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.010    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.647ns (44.602%)  route 3.288ns (55.398%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.003 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.003    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.071     8.935    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.010    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.647ns (44.610%)  route 3.287ns (55.390%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.625     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.002 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.002    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.071     8.935    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.010    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.644ns (45.237%)  route 3.201ns (54.763%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.539     4.593    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.320     4.913 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     4.913    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.071     8.933    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.649ns (45.506%)  route 3.172ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.511     4.565    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.325     4.890 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.890    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.071     8.933    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.647ns (45.506%)  route 3.170ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.509     4.563    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y91        LUT4 (Prop_lut4_I2_O)        0.323     4.886 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.886    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.567     9.005    
                         clock uncertainty           -0.071     8.934    
    SLICE_X101Y91        FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.168ns (37.094%)  route 3.677ns (62.906%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.976    -0.740    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/Q
                         net (fo=1, routed)           0.782     0.560    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd[13]
    SLICE_X94Y103        LUT4 (Prop_lut4_I2_O)        0.124     0.684 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.809     1.493    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4_n_0
    SLICE_X94Y101        LUT5 (Prop_lut5_I1_O)        0.124     1.617 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1/O
                         net (fo=10, routed)          1.054     2.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.124     2.795 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/O
                         net (fo=5, routed)           0.735     3.531    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[3]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.655 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15/O
                         net (fo=1, routed)           0.000     3.655    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.188 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.442 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.737    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     5.104 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     5.104    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.584     9.273    
                         clock uncertainty           -0.071     9.202    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     9.233    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.645ns (46.171%)  route 3.084ns (53.829%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.422     4.476    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X98Y93         LUT4 (Prop_lut4_I2_O)        0.321     4.797 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.797    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.071     8.935    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)        0.118     9.053    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.645ns (46.959%)  route 2.988ns (53.041%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.326     4.380    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.321     4.701 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.701    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.071     8.933    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.649ns (47.219%)  route 2.961ns (52.781%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.300     4.354    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.325     4.679 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.071     8.933    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_7
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/Q
                         net (fo=1, routed)           0.198    -0.201    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[1]
    SLICE_X101Y98        LUT3 (Prop_lut3_I1_O)        0.045    -0.156 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.091    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.456ns (79.614%)  route 0.117ns (20.386%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[13]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.166    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_5
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.236%)  route 0.075ns (34.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.689    -0.542    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X95Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/Q
                         net (fo=4, routed)           0.075    -0.326    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_tmp[13]
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.963    -0.777    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X94Y103        FDRE (Hold_fdre_C_D)         0.076    -0.453    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[15]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.166    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.608    -0.623    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.395    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg_n_0_[10]
    SLICE_X98Y95         LUT3 (Prop_lut3_I1_O)        0.045    -0.350 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1_n_0
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X98Y95         FDRE (Hold_fdre_C_D)         0.120    -0.490    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_6
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_4
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.045 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.008 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1_n_7
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.134    -0.137    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y36      Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y36      Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y90    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/dividend0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y90    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/dividend0_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y92     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_7/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X92Y97     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X100Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Gamelogic2_urem_3bkb_U1_Gamelogic2_urem_3bkb_div_U_Gamelogic2_urem_3bkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y90     Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       55.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.545ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.094    58.975    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.546    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.546    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.545    

Slack (MET) :             55.545ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.094    58.975    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.546    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.546    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.545    

Slack (MET) :             55.545ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.094    58.975    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.546    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.546    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.545    

Slack (MET) :             55.545ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.094    58.975    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.546    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.546    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.545    

Slack (MET) :             55.659ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.659    

Slack (MET) :             55.659ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.659    

Slack (MET) :             55.659ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.659    

Slack (MET) :             55.659ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.659    

Slack (MET) :             55.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.807    

Slack (MET) :             55.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.094    58.950    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.521    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.521    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.400    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X95Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.355 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.293    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X95Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.248    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.251    -0.611    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091    -0.520    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X94Y93         FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X94Y94         FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X94Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X94Y91         FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X94Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X94Y92         FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X103Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y106       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.689    -0.542    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.401 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.232    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X103Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.187 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.124 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.963    -0.777    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.235    -0.542    
    SLICE_X103Y107       FDSE (Hold_fdse_C_D)         0.105    -0.437    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X103Y104       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y104       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X103Y105       FDSE (Hold_fdse_C_D)         0.105    -0.436    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X97Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X97Y95         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         60.000      59.000     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X102Y104   Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y106   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y107   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y104   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.493ns  (logic 0.580ns (12.909%)  route 3.913ns (87.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.957    33.832    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.058    38.666    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -33.832    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.081    38.643    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.061    38.663    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.693ns  (logic 0.612ns (16.573%)  route 3.081ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.700    33.031    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.298    38.425    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.425    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.035ns  (logic 0.580ns (14.375%)  route 3.455ns (85.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.455    33.249    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.124    33.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000    33.373    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y106       FDRE (Setup_fdre_C_D)        0.077    38.804    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -33.373    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.504ns  (logic 0.612ns (17.468%)  route 2.892ns (82.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.511    32.841    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.312    38.411    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -32.841    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.847ns  (logic 0.580ns (15.075%)  route 3.267ns (84.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.267    33.062    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000    33.186    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.032    38.758    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -33.186    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 0.612ns (17.262%)  route 2.933ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.553    32.883    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.262    38.461    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.134    32.929    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.053 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000    33.053    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029    38.755    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                         -33.053    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.606%)  route 3.136ns (84.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.136    32.931    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.055 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[5]_INST_0/O
                         net (fo=1, routed)           0.000    33.055    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.032    38.758    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.189ns (32.343%)  route 0.395ns (67.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.119     0.070    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)        -0.004     0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.248%)  route 0.477ns (67.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.477     0.090    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]
    SLICE_X107Y108       LUT6 (Prop_lut6_I0_O)        0.099     0.189 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.189    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y108       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.189ns (30.731%)  route 0.426ns (69.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.150     0.101    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.022     0.002    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.189ns (28.304%)  route 0.479ns (71.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.203     0.154    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)        -0.008     0.016    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.621     0.247    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.292    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.147    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.629%)  route 0.601ns (76.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.601     0.228    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]
    SLICE_X109Y107       LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.189ns (27.529%)  route 0.498ns (72.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.222     0.173    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.015     0.009    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.206%)  route 0.616ns (76.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/Q
                         net (fo=2, routed)           0.616     0.241    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]
    SLICE_X109Y108       LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.186%)  route 0.608ns (72.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.608     0.222    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]
    SLICE_X108Y106       LUT6 (Prop_lut6_I0_O)        0.099     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.226ns (27.022%)  route 0.610ns (72.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.610     0.223    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.098     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.121     0.148    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.976ns (20.999%)  route 7.434ns (79.001%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.161     7.396    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.152     7.548 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.870     8.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y112       LUT6 (Prop_lut6_I2_O)        0.326     8.745 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.745    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.564ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.002ns (21.395%)  route 7.355ns (78.605%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.816     8.338    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.356     8.694 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X111Y111       FDRE (Setup_fdre_C_D)        0.075    39.258    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 30.564    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 1.746ns (18.698%)  route 7.592ns (81.302%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT3 (Prop_lut3_I1_O)        0.124     8.673 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.673    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.772ns (18.924%)  route 7.592ns (81.076%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I1_O)        0.150     8.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.699    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.075    39.298    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.298    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.974ns (21.915%)  route 7.034ns (78.085%))
  Logic Levels:           8  (LUT3=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.494     8.016    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X112Y111       LUT6 (Prop_lut6_I3_O)        0.328     8.344 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.344    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.081    39.264    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.264    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.914ns (21.409%)  route 7.026ns (78.591%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT3 (Prop_lut3_I0_O)        0.326     8.278 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.278    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.029    39.214    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.214    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.945ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.914ns (21.426%)  route 7.019ns (78.574%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.830     7.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I5_O)        0.326     8.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.271    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.031    39.216    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.216    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 30.945    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.942ns (21.654%)  route 7.026ns (78.346%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.354     8.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.306    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.075    39.260    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.974ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 1.744ns (19.595%)  route 7.156ns (80.405%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.813     5.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I3_O)        0.124     5.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           0.662     6.297    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I5_O)        0.124     6.421 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.751     7.172    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I4_O)        0.124     7.296 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.817     8.113    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.237    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.272    
                         clock uncertainty           -0.090    39.182    
    SLICE_X113Y112       FDRE (Setup_fdre_C_D)        0.029    39.211    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.211    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 30.974    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.837ns (21.373%)  route 6.758ns (78.627%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.126     4.367    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I3_O)        0.332     4.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.603     5.303    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     5.427 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.286     5.713    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y112       LUT4 (Prop_lut4_I3_O)        0.117     5.830 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          1.185     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X110Y110       LUT4 (Prop_lut4_I3_O)        0.348     7.363 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.568     7.932    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.584    39.274    
                         clock uncertainty           -0.090    39.184    
    SLICE_X110Y110       FDSE (Setup_fdse_C_D)       -0.043    39.141    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 31.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.107    -0.303    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.665%)  route 0.142ns (43.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.142    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X108Y108       LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.499    
                         clock uncertainty            0.090    -0.409    
    SLICE_X108Y108       FDSE (Hold_fdse_C_D)         0.121    -0.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT4 (Prop_lut4_I1_O)        0.048    -0.192 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.107    -0.303    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.251    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/data0[1]
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.907%)  route 0.072ns (24.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.072    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X109Y105       LUT6 (Prop_lut6_I3_O)        0.099    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092    -0.332    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.239    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT3 (Prop_lut3_I1_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.536%)  route 0.142ns (40.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.209    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[6]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0_n_0
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                         clock pessimism              0.271    -0.477    
                         clock uncertainty            0.090    -0.387    
    SLICE_X110Y110       FDRE (Hold_fdre_C_D)         0.092    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.091    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.099    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.332    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.493ns  (logic 0.580ns (12.909%)  route 3.913ns (87.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.957    33.832    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.058    38.666    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -33.832    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.081    38.643    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.210    38.724    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.061    38.663    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.693ns  (logic 0.612ns (16.573%)  route 3.081ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.700    33.031    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.298    38.425    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.425    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.035ns  (logic 0.580ns (14.375%)  route 3.455ns (85.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.455    33.249    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.124    33.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000    33.373    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y106       FDRE (Setup_fdre_C_D)        0.077    38.804    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -33.373    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.504ns  (logic 0.612ns (17.468%)  route 2.892ns (82.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.511    32.841    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.312    38.411    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -32.841    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.847ns  (logic 0.580ns (15.075%)  route 3.267ns (84.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.267    33.062    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000    33.186    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.032    38.758    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -33.186    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 0.612ns (17.262%)  route 2.933ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.553    32.883    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.210    38.723    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.262    38.461    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.134    32.929    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.053 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000    33.053    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029    38.755    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                         -33.053    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.606%)  route 3.136ns (84.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.136    32.931    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.055 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[5]_INST_0/O
                         net (fo=1, routed)           0.000    33.055    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.210    38.726    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.032    38.758    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.189ns (32.343%)  route 0.395ns (67.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.119     0.070    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)        -0.004     0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.248%)  route 0.477ns (67.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.477     0.090    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]
    SLICE_X107Y108       LUT6 (Prop_lut6_I0_O)        0.099     0.189 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.189    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y108       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.189ns (30.731%)  route 0.426ns (69.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.150     0.101    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.022     0.002    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.189ns (28.304%)  route 0.479ns (71.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.203     0.154    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)        -0.008     0.016    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.621     0.247    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.292    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.147    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.629%)  route 0.601ns (76.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.601     0.228    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]
    SLICE_X109Y107       LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.189ns (27.529%)  route 0.498ns (72.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.222     0.173    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.015     0.009    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.206%)  route 0.616ns (76.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/Q
                         net (fo=2, routed)           0.616     0.241    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]
    SLICE_X109Y108       LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.186%)  route 0.608ns (72.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.608     0.222    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]
    SLICE_X108Y106       LUT6 (Prop_lut6_I0_O)        0.099     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.226ns (27.022%)  route 0.610ns (72.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.610     0.223    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.098     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.121     0.148    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.718ns (32.259%)  route 1.508ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.508     1.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.299     1.562 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.562    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.081     2.806    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.806    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.671ns (30.758%)  route 1.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.518    -0.143 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.511     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X111Y110       LUT2 (Prop_lut2_I1_O)        0.153     1.520 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.744ns (34.177%)  route 1.433ns (65.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.433     1.189    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.325     1.514 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.514    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.075     2.800    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.907%)  route 1.498ns (72.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.498     1.292    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.029     2.757    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.716ns (34.484%)  route 1.360ns (65.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.360     1.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.297     1.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.031     2.756    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.756    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.526     1.318    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.442 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.077     2.802    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.608ns (28.915%)  route 1.495ns (71.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.495     1.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.152     1.441 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.649%)  route 1.518ns (72.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 2.690 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.518     1.313    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.124     1.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.437    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.859     2.690    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.939    
                         clock uncertainty           -0.210     2.729    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081     2.810    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.810    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.338%)  route 1.467ns (71.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.467     1.259    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.032     2.757    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.744ns (35.957%)  route 1.325ns (64.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.325     1.083    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.325     1.408 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.610%)  route 0.576ns (73.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.576     0.225    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.797%)  route 0.535ns (70.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.535     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.099     0.247 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.184ns (22.920%)  route 0.619ns (77.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.619     0.246    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.289 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.563%)  route 0.568ns (71.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.568     0.180    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.099     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.228ns (28.974%)  route 0.559ns (71.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.559     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.100     0.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.110%)  route 0.578ns (71.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.578     0.192    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.098     0.290 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.120     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.207ns (25.358%)  route 0.609ns (74.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.609     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.856%)  route 0.594ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.594     0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.408%)  route 0.614ns (74.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.614     0.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.190ns (23.898%)  route 0.605ns (76.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.605     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.049     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.107     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.718ns (32.259%)  route 1.508ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.508     1.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.299     1.562 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.562    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.081     2.808    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.808    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.671ns (30.758%)  route 1.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.518    -0.143 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.511     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X111Y110       LUT2 (Prop_lut2_I1_O)        0.153     1.520 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.744ns (34.177%)  route 1.433ns (65.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.433     1.189    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.325     1.514 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.514    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.075     2.802    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.907%)  route 1.498ns (72.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.498     1.292    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.029     2.759    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.716ns (34.484%)  route 1.360ns (65.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.360     1.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.297     1.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.031     2.758    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.758    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.526     1.318    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.442 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.077     2.804    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.804    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.608ns (28.915%)  route 1.495ns (71.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.495     1.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.152     1.441 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.649%)  route 1.518ns (72.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 2.690 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.518     1.313    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.124     1.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.437    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.859     2.690    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.939    
                         clock uncertainty           -0.208     2.731    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081     2.812    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.812    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.338%)  route 1.467ns (71.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.467     1.259    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.032     2.759    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.744ns (35.957%)  route 1.325ns (64.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.325     1.083    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.325     1.408 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.610%)  route 0.576ns (73.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.576     0.225    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.145    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.797%)  route 0.535ns (70.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.535     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.099     0.247 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.184ns (22.920%)  route 0.619ns (77.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.619     0.246    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.289 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.563%)  route 0.568ns (71.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.568     0.180    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.099     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.145    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.228ns (28.974%)  route 0.559ns (71.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.559     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.100     0.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.110%)  route 0.578ns (71.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.578     0.192    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.098     0.290 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.207ns (25.358%)  route 0.609ns (74.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.609     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.856%)  route 0.594ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.594     0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092     0.116    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.408%)  route 0.614ns (74.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.614     0.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.190ns (23.898%)  route 0.605ns (76.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.605     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.049     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.107     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.549%)  route 1.452ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.079     3.286    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.609ns (29.555%)  route 1.452ns (70.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.153     1.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.118     3.325    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.462%)  route 1.389ns (70.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.029     3.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.598%)  route 1.380ns (70.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.299 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.031     3.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.608ns (30.452%)  route 1.389ns (69.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.152     1.336 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.610ns (30.659%)  route 1.380ns (69.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.154     1.329 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  1.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.048    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.063    -0.438    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.063    -0.438    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.121    -0.317    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[5]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.063    -0.437    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120    -0.317    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X109Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.063    -0.453    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092    -0.361    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.098    -0.124 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.063    -0.440    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT2 (Prop_lut2_I0_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT4 (Prop_lut4_I1_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.330    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I2_O)        0.099    -0.149 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.515    
                         clock uncertainty            0.063    -0.452    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.360    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.073%)  route 2.761ns (76.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.031     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.823ns (22.966%)  route 2.761ns (77.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.119     2.924 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.924    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.800    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.471%)  route 2.700ns (76.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.868 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.029     8.754    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.704ns (20.142%)  route 2.791ns (79.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=8, routed)           1.622     1.419    Testing_HDMI_i/Interface2_0/inst/y_V[2]
    SLICE_X110Y106       LUT5 (Prop_lut5_I2_O)        0.124     1.543 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2/O
                         net (fo=1, routed)           1.169     2.712    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.758    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.822ns (23.340%)  route 2.700ns (76.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.118     2.862 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.862    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.800    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.139%)  route 2.602ns (75.861%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.771 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.771    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.031     8.757    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.167%)  route 2.598ns (75.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.029     8.755    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.823ns (24.028%)  route 2.602ns (75.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.119     2.766 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.766    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.801    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.822ns (24.034%)  route 2.598ns (75.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.118     2.761 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.761    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.801    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.828ns (24.756%)  route 2.517ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.201     2.561    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.685 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.685    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)        0.029     8.754    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.466ns (56.566%)  route 0.358ns (43.434%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.248    -0.125    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X108Y104       LUT4 (Prop_lut4_I3_O)        0.044    -0.081 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.081    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.003 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.003    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.076 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.110     0.186    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.124     0.310 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.276ns (27.691%)  route 0.721ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.428     0.438    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.483 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.392%)  route 0.740ns (72.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.048     0.505 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.505    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107     0.135    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.276ns (27.178%)  route 0.740ns (72.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.502 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.282ns (27.319%)  route 0.750ns (72.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.051     0.518 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.518    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.895%)  route 0.750ns (73.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.512 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.282ns (26.608%)  route 0.778ns (73.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.051     0.546 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.546    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.276ns (26.190%)  route 0.778ns (73.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.045     0.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.540    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.279ns (26.076%)  route 0.791ns (73.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.048     0.556 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.276ns (25.869%)  route 0.791ns (74.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.553 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.553    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.900ns (36.382%)  route 3.322ns (63.618%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.597     2.929    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[1]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.053 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16/O
                         net (fo=1, routed)           0.000     3.053    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.566 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.566    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.820 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.116    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     4.483 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     4.483    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.752    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.642ns (18.802%)  route 2.772ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.772     2.551    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/btn2_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.216     8.470    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.077     8.547    Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.642ns (19.618%)  route 2.630ns (80.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.630     2.409    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.533 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/btn1_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.216     8.470    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.081     8.551    Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.642ns (20.511%)  route 2.488ns (79.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.488     2.267    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/btn3_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.216     8.471    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.077     8.548    Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.642ns (20.577%)  route 2.478ns (79.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.478     2.257    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.381 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.216     8.471    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.081     8.552    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.642ns (20.897%)  route 2.430ns (79.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.000     2.333    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[1]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X107Y104       FDRE (Setup_fdre_C_D)        0.029     8.750    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  6.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.065%)  route 0.697ns (76.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.697     0.320    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/O
                         net (fo=5, routed)           0.000     0.365    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[5]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.842%)  route 0.699ns (75.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y93         FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=1, routed)           0.429    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X96Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_2/O
                         net (fo=1, routed)           0.270     0.260    Testing_HDMI_i/Gamelogic2_0/inst/not_or_cond3_i_fu_382_p2
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.877    -0.863    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.567    -0.296    
                         clock uncertainty            0.216    -0.079    
    SLICE_X96Y94         FDRE (Hold_fdre_C_D)         0.121     0.042    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.416%)  route 0.723ns (77.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.723     0.346    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/O
                         net (fo=5, routed)           0.000     0.391    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[8]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.062%)  route 0.593ns (73.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.192     0.261    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y105       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.865%)  route 0.747ns (78.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.747     0.370    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/O
                         net (fo=5, routed)           0.000     0.415    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[7]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.544%)  route 0.761ns (78.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.761     0.384    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.429 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/O
                         net (fo=5, routed)           0.000     0.429    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[6]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.521%)  route 0.762ns (78.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.762     0.385    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/O
                         net (fo=2, routed)           0.000     0.430    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[9]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.073%)  route 2.761ns (76.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.031     8.758    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.823ns (22.966%)  route 2.761ns (77.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.119     2.924 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.924    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.802    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.471%)  route 2.700ns (76.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.868 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.029     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.704ns (20.142%)  route 2.791ns (79.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=8, routed)           1.622     1.419    Testing_HDMI_i/Interface2_0/inst/y_V[2]
    SLICE_X110Y106       LUT5 (Prop_lut5_I2_O)        0.124     1.543 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2/O
                         net (fo=1, routed)           1.169     2.712    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.760    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.822ns (23.340%)  route 2.700ns (76.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.118     2.862 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.862    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.802    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.139%)  route 2.602ns (75.861%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.771 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.771    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.031     8.759    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.167%)  route 2.598ns (75.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.029     8.757    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.823ns (24.028%)  route 2.602ns (75.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.119     2.766 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.766    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.803    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.822ns (24.034%)  route 2.598ns (75.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.118     2.761 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.761    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.803    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.828ns (24.756%)  route 2.517ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.201     2.561    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.685 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.685    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)        0.029     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.466ns (56.566%)  route 0.358ns (43.434%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.248    -0.125    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X108Y104       LUT4 (Prop_lut4_I3_O)        0.044    -0.081 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.081    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.003 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.003    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.076 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.110     0.186    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.124     0.310 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.276ns (27.691%)  route 0.721ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.428     0.438    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.483 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.392%)  route 0.740ns (72.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.048     0.505 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.505    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107     0.133    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.276ns (27.178%)  route 0.740ns (72.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.502 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.282ns (27.319%)  route 0.750ns (72.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.051     0.518 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.518    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.895%)  route 0.750ns (73.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.512 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.282ns (26.608%)  route 0.778ns (73.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.051     0.546 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.546    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.276ns (26.190%)  route 0.778ns (73.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.045     0.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.540    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.279ns (26.076%)  route 0.791ns (73.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.048     0.556 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.276ns (25.869%)  route 0.791ns (74.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.553 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.553    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.649ns (44.621%)  route 3.288ns (55.379%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.325     5.005 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     5.005    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.647ns (44.602%)  route 3.288ns (55.398%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.003 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.003    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.647ns (44.610%)  route 3.287ns (55.390%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.625     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.002 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.002    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.644ns (45.237%)  route 3.201ns (54.763%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.539     4.593    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.320     4.913 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     4.913    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.649ns (45.506%)  route 3.172ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.511     4.565    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.325     4.890 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.890    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.647ns (45.506%)  route 3.170ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.509     4.563    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y91        LUT4 (Prop_lut4_I2_O)        0.323     4.886 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.886    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.567     9.005    
                         clock uncertainty           -0.072     8.933    
    SLICE_X101Y91        FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.168ns (37.094%)  route 3.677ns (62.906%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.976    -0.740    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/Q
                         net (fo=1, routed)           0.782     0.560    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd[13]
    SLICE_X94Y103        LUT4 (Prop_lut4_I2_O)        0.124     0.684 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.809     1.493    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4_n_0
    SLICE_X94Y101        LUT5 (Prop_lut5_I1_O)        0.124     1.617 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1/O
                         net (fo=10, routed)          1.054     2.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.124     2.795 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/O
                         net (fo=5, routed)           0.735     3.531    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[3]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.655 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15/O
                         net (fo=1, routed)           0.000     3.655    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.188 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.442 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.737    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     5.104 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     5.104    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.584     9.273    
                         clock uncertainty           -0.072     9.201    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     9.232    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.645ns (46.171%)  route 3.084ns (53.829%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.422     4.476    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X98Y93         LUT4 (Prop_lut4_I2_O)        0.321     4.797 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.797    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)        0.118     9.052    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.645ns (46.959%)  route 2.988ns (53.041%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.326     4.380    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.321     4.701 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.701    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.649ns (47.219%)  route 2.961ns (52.781%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.300     4.354    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.325     4.679 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  4.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_7
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/Q
                         net (fo=1, routed)           0.198    -0.201    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[1]
    SLICE_X101Y98        LUT3 (Prop_lut3_I1_O)        0.045    -0.156 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.072    -0.285    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.091    -0.194    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.456ns (79.614%)  route 0.117ns (20.386%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[13]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_5
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.236%)  route 0.075ns (34.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.689    -0.542    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X95Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/Q
                         net (fo=4, routed)           0.075    -0.326    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_tmp[13]
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.963    -0.777    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.072    -0.457    
    SLICE_X94Y103        FDRE (Hold_fdre_C_D)         0.076    -0.381    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[15]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.608    -0.623    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.395    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg_n_0_[10]
    SLICE_X98Y95         LUT3 (Prop_lut3_I1_O)        0.045    -0.350 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1_n_0
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X98Y95         FDRE (Hold_fdre_C_D)         0.120    -0.419    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_6
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_4
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.045 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.008 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1_n_7
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.900ns (36.382%)  route 3.322ns (63.618%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.597     2.929    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[1]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.053 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16/O
                         net (fo=1, routed)           0.000     3.053    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.566 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.566    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.820 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.116    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     4.483 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     4.483    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.754    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.642ns (18.802%)  route 2.772ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.772     2.551    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/btn2_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.214     8.473    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.642ns (19.618%)  route 2.630ns (80.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.630     2.409    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.533 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/btn1_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.214     8.473    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.081     8.554    Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.642ns (20.511%)  route 2.488ns (79.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.488     2.267    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/btn3_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.214     8.474    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.077     8.551    Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.642ns (20.577%)  route 2.478ns (79.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.478     2.257    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.381 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.214     8.474    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.081     8.555    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.642ns (20.897%)  route 2.430ns (79.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.000     2.333    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[1]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X107Y104       FDRE (Setup_fdre_C_D)        0.029     8.752    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  6.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.065%)  route 0.697ns (76.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.697     0.320    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/O
                         net (fo=5, routed)           0.000     0.365    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[5]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.842%)  route 0.699ns (75.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y93         FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=1, routed)           0.429    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X96Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_2/O
                         net (fo=1, routed)           0.270     0.260    Testing_HDMI_i/Gamelogic2_0/inst/not_or_cond3_i_fu_382_p2
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.877    -0.863    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.567    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X96Y94         FDRE (Hold_fdre_C_D)         0.121     0.039    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.416%)  route 0.723ns (77.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.723     0.346    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/O
                         net (fo=5, routed)           0.000     0.391    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[8]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.062%)  route 0.593ns (73.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.192     0.261    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y105       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.865%)  route 0.747ns (78.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.747     0.370    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/O
                         net (fo=5, routed)           0.000     0.415    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[7]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.544%)  route 0.761ns (78.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.761     0.384    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.429 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/O
                         net (fo=5, routed)           0.000     0.429    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[6]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.521%)  route 0.762ns (78.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.762     0.385    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/O
                         net (fo=2, routed)           0.000     0.430    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[9]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       55.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.400    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X95Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.355 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.293    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X95Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.248    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.251    -0.611    
                         clock uncertainty            0.096    -0.515    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091    -0.424    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X94Y93         FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X94Y94         FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X94Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X94Y91         FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X94Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X94Y92         FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X103Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y106       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.689    -0.542    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.401 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.232    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X103Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.187 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.124 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.963    -0.777    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.235    -0.542    
                         clock uncertainty            0.096    -0.446    
    SLICE_X103Y107       FDSE (Hold_fdse_C_D)         0.105    -0.341    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X103Y104       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y104       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y105       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X97Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X97Y95         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.976ns (20.999%)  route 7.434ns (79.001%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.161     7.396    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.152     7.548 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.870     8.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y112       LUT6 (Prop_lut6_I2_O)        0.326     8.745 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.745    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.564ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.002ns (21.395%)  route 7.355ns (78.605%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.816     8.338    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.356     8.694 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X111Y111       FDRE (Setup_fdre_C_D)        0.075    39.258    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 30.564    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 1.746ns (18.698%)  route 7.592ns (81.302%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT3 (Prop_lut3_I1_O)        0.124     8.673 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.673    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.772ns (18.924%)  route 7.592ns (81.076%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.051    -0.665    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.147 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/Q
                         net (fo=16, routed)          0.839     0.691    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[2]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     0.815 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.789     1.604    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X107Y111       LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.394     3.122    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I4_O)        0.152     3.274 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.545     3.818    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X106Y111       LUT6 (Prop_lut6_I1_O)        0.332     4.150 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.817     4.968    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X107Y112       LUT5 (Prop_lut5_I1_O)        0.124     5.092 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.020     6.112    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.166     7.401    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.124     7.525 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           1.023     8.549    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I1_O)        0.150     8.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.699    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.628    39.313    
                         clock uncertainty           -0.090    39.223    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.075    39.298    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.298    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.974ns (21.915%)  route 7.034ns (78.085%))
  Logic Levels:           8  (LUT3=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.834     5.532    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.571     6.227    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X113Y111       LUT3 (Prop_lut3_I1_O)        0.124     6.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           1.021     7.372    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.150     7.522 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.494     8.016    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X112Y111       LUT6 (Prop_lut6_I3_O)        0.328     8.344 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.344    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.273    
                         clock uncertainty           -0.090    39.183    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.081    39.264    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.264    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.914ns (21.409%)  route 7.026ns (78.591%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT3 (Prop_lut3_I0_O)        0.326     8.278 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.278    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.029    39.214    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.214    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.945ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.914ns (21.426%)  route 7.019ns (78.574%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.830     7.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I5_O)        0.326     8.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.271    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.031    39.216    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.216    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 30.945    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.942ns (21.654%)  route 7.026ns (78.346%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.183     0.977    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y106       LUT6 (Prop_lut6_I2_O)        0.124     1.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4/O
                         net (fo=1, routed)           0.839     1.939    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_4_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I1_O)        0.124     2.063 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.890     2.954    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.152     3.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.859     3.965    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I1_O)        0.332     4.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.707     5.003    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.124     5.127 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.825     5.953    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124     6.077 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.886     6.963    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.152     7.115 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.837     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.354     8.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.306    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    38.690    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.275    
                         clock uncertainty           -0.090    39.185    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.075    39.260    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.974ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 1.744ns (19.595%)  route 7.156ns (80.405%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.125     4.366    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I2_O)        0.332     4.698 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.813     5.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I3_O)        0.124     5.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           0.662     6.297    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I5_O)        0.124     6.421 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.751     7.172    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X113Y111       LUT6 (Prop_lut6_I4_O)        0.124     7.296 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.817     8.113    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.237    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X113Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.272    
                         clock uncertainty           -0.090    39.182    
    SLICE_X113Y112       FDRE (Setup_fdre_C_D)        0.029    39.211    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.211    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 30.974    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.837ns (21.373%)  route 6.758ns (78.627%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518    -0.145 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.323     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X111Y111       LUT3 (Prop_lut3_I1_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5/O
                         net (fo=1, routed)           0.659     1.960    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_5_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.008     3.092    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.126     4.367    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I3_O)        0.332     4.699 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.603     5.303    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     5.427 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.286     5.713    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y112       LUT4 (Prop_lut4_I3_O)        0.117     5.830 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          1.185     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X110Y110       LUT4 (Prop_lut4_I3_O)        0.348     7.363 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.568     7.932    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.584    39.274    
                         clock uncertainty           -0.090    39.184    
    SLICE_X110Y110       FDSE (Setup_fdse_C_D)       -0.043    39.141    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 31.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.107    -0.303    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.665%)  route 0.142ns (43.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.142    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X108Y108       LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.499    
                         clock uncertainty            0.090    -0.409    
    SLICE_X108Y108       FDSE (Hold_fdse_C_D)         0.121    -0.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT4 (Prop_lut4_I1_O)        0.048    -0.192 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Testing_HDMI_i/HDMI_test_0/inst/CounterY[3]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.107    -0.303    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.251    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/data0[1]
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.120    -0.252    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X111Y104       LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/CounterX[2]_i_1_n_0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.907%)  route 0.072ns (24.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.072    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X109Y105       LUT6 (Prop_lut6_I3_O)        0.099    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092    -0.332    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.239    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.240    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X111Y105       LUT3 (Prop_lut3_I1_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/CounterY[2]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.536%)  route 0.142ns (40.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.209    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[6]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[7]_i_1__0_n_0
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                         clock pessimism              0.271    -0.477    
                         clock uncertainty            0.090    -0.387    
    SLICE_X110Y110       FDRE (Hold_fdre_C_D)         0.092    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.091    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.099    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.332    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.493ns  (logic 0.580ns (12.909%)  route 3.913ns (87.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.957    33.832    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.058    38.668    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -33.832    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.081    38.645    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.061    38.665    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.693ns  (logic 0.612ns (16.573%)  route 3.081ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.700    33.031    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.298    38.427    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.035ns  (logic 0.580ns (14.375%)  route 3.455ns (85.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.455    33.249    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.124    33.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000    33.373    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y106       FDRE (Setup_fdre_C_D)        0.077    38.806    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -33.373    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.504ns  (logic 0.612ns (17.468%)  route 2.892ns (82.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.511    32.841    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.312    38.413    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                         -32.841    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.847ns  (logic 0.580ns (15.075%)  route 3.267ns (84.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.267    33.062    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000    33.186    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.032    38.760    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -33.186    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 0.612ns (17.262%)  route 2.933ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.553    32.883    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.262    38.463    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.134    32.929    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.053 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000    33.053    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029    38.757    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                         -33.053    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.606%)  route 3.136ns (84.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.136    32.931    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.055 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[5]_INST_0/O
                         net (fo=1, routed)           0.000    33.055    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.032    38.760    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.189ns (32.343%)  route 0.395ns (67.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.119     0.070    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)        -0.004     0.020    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.248%)  route 0.477ns (67.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.477     0.090    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]
    SLICE_X107Y108       LUT6 (Prop_lut6_I0_O)        0.099     0.189 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.189    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y108       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.189ns (30.731%)  route 0.426ns (69.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.150     0.101    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.022     0.000    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.189ns (28.304%)  route 0.479ns (71.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.203     0.154    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)        -0.008     0.014    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.621     0.247    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.292    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.145    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.629%)  route 0.601ns (76.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.601     0.228    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]
    SLICE_X109Y107       LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.189ns (27.529%)  route 0.498ns (72.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.222     0.173    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.015     0.007    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.206%)  route 0.616ns (76.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/Q
                         net (fo=2, routed)           0.616     0.241    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]
    SLICE_X109Y108       LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.186%)  route 0.608ns (72.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.608     0.222    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]
    SLICE_X108Y106       LUT6 (Prop_lut6_I0_O)        0.099     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120     0.146    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.226ns (27.022%)  route 0.610ns (72.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.610     0.223    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.098     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.121     0.146    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.493ns  (logic 0.580ns (12.909%)  route 3.913ns (87.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.957    33.832    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.058    38.668    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -33.832    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.081    38.645    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.348ns  (logic 0.580ns (13.339%)  route 3.768ns (86.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          2.957    32.751    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    32.875 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[3]_INST_0/O
                         net (fo=3, routed)           0.812    33.687    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.854    38.685    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.934    
                         clock uncertainty           -0.208    38.726    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)       -0.061    38.665    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -33.687    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.693ns  (logic 0.612ns (16.573%)  route 3.081ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.700    33.031    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.298    38.427    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -33.031    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.035ns  (logic 0.580ns (14.375%)  route 3.455ns (85.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.455    33.249    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.124    33.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000    33.373    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y106       FDRE (Setup_fdre_C_D)        0.077    38.806    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -33.373    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.504ns  (logic 0.612ns (17.468%)  route 2.892ns (82.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.511    32.841    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.312    38.413    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                         -32.841    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.847ns  (logic 0.580ns (15.075%)  route 3.267ns (84.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.267    33.062    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000    33.186    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.032    38.760    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -33.186    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 0.612ns (17.262%)  route 2.933ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.054    29.338    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456    29.794 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          2.381    32.174    Testing_HDMI_i/Interface2_0/inst/ap_done
    SLICE_X108Y111       LUT2 (Prop_lut2_I0_O)        0.156    32.330 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.553    32.883    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.853    38.684    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.249    38.933    
                         clock uncertainty           -0.208    38.725    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.262    38.463    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.134    32.929    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.053 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000    33.053    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029    38.757    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                         -33.053    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        3.716ns  (logic 0.580ns (15.606%)  route 3.136ns (84.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns = ( 29.339 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         2.055    29.339    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    29.795 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          3.136    32.931    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.124    33.055 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[5]_INST_0/O
                         net (fo=1, routed)           0.000    33.055    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.856    38.687    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.936    
                         clock uncertainty           -0.208    38.728    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.032    38.760    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.189ns (32.343%)  route 0.395ns (67.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.119     0.070    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)        -0.004     0.020    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.248%)  route 0.477ns (67.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.477     0.090    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]
    SLICE_X107Y108       LUT6 (Prop_lut6_I0_O)        0.099     0.189 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.189    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y108       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.189ns (30.731%)  route 0.426ns (69.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.150     0.101    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.022     0.000    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.189ns (28.304%)  route 0.479ns (71.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.203     0.154    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)        -0.008     0.014    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.621     0.247    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.292    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.145    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.629%)  route 0.601ns (76.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.601     0.228    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]
    SLICE_X109Y107       LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.189ns (27.529%)  route 0.498ns (72.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/Q
                         net (fo=19, routed)          0.276    -0.097    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.048    -0.049 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=5, routed)           0.222     0.173    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.987    -0.753    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y112       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)        -0.015     0.007    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.206%)  route 0.616ns (76.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/Q
                         net (fo=2, routed)           0.616     0.241    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]
    SLICE_X109Y108       LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.186%)  route 0.608ns (72.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.608     0.222    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]
    SLICE_X108Y106       LUT6 (Prop_lut6_I0_O)        0.099     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120     0.146    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.226ns (27.022%)  route 0.610ns (72.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.716    -0.515    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/Q
                         net (fo=2, routed)           0.610     0.223    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.098     0.321 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.321    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.121     0.146    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.718ns (32.259%)  route 1.508ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.508     1.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.299     1.562 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.562    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.081     2.806    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.806    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.671ns (30.758%)  route 1.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.518    -0.143 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.511     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X111Y110       LUT2 (Prop_lut2_I1_O)        0.153     1.520 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.744ns (34.177%)  route 1.433ns (65.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.433     1.189    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.325     1.514 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.514    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.075     2.800    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.907%)  route 1.498ns (72.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.498     1.292    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.029     2.757    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.716ns (34.484%)  route 1.360ns (65.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.360     1.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.297     1.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.031     2.756    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.756    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.526     1.318    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.442 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.077     2.802    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.608ns (28.915%)  route 1.495ns (71.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.495     1.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.152     1.441 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.649%)  route 1.518ns (72.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 2.690 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.518     1.313    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.124     1.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.437    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.859     2.690    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.939    
                         clock uncertainty           -0.210     2.729    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081     2.810    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.810    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.338%)  route 1.467ns (71.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.467     1.259    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.210     2.725    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.032     2.757    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.744ns (35.957%)  route 1.325ns (64.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.325     1.083    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.325     1.408 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.210     2.728    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.803    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.610%)  route 0.576ns (73.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.576     0.225    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.797%)  route 0.535ns (70.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.535     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.099     0.247 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.184ns (22.920%)  route 0.619ns (77.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.619     0.246    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.289 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.563%)  route 0.568ns (71.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.568     0.180    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.099     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.228ns (28.974%)  route 0.559ns (71.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.559     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.100     0.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.110%)  route 0.578ns (71.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.578     0.192    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.098     0.290 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.120     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.207ns (25.358%)  route 0.609ns (74.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.609     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.856%)  route 0.594ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.594     0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.408%)  route 0.614ns (74.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.614     0.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.190ns (23.898%)  route 0.605ns (76.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.605     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.049     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.107     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 2.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.141 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.576    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y106       LUT4 (Prop_lut4_I0_O)        0.124     0.700 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     1.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860     2.691    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.341    
                         clock uncertainty           -0.063     3.277    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.549%)  route 1.452ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.079     3.286    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.609ns (29.555%)  route 1.452ns (70.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.452     1.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y110       LUT3 (Prop_lut3_I1_O)        0.153     1.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.118     3.325    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.462%)  route 1.389ns (70.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.029     3.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.598%)  route 1.380ns (70.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.124     1.299 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.031     3.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.608ns (30.452%)  route 1.389ns (69.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.389     1.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.152     1.336 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.610ns (30.659%)  route 1.380ns (69.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.380     1.175    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y110       LUT3 (Prop_lut3_I1_O)        0.154     1.329 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.584     3.271    
                         clock uncertainty           -0.063     3.207    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.075     3.282    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  1.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.048    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.063    -0.438    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131    -0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X113Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.114    -0.259    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.063    -0.438    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.121    -0.317    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[5]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.063    -0.437    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120    -0.317    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X109Y110       LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.063    -0.453    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092    -0.361    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y110       LUT3 (Prop_lut3_I2_O)        0.098    -0.124 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.063    -0.440    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT2 (Prop_lut2_I0_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT4 (Prop_lut4_I1_O)        0.043    -0.121 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.131    -0.319    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.121    -0.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.164    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.063    -0.450    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.120    -0.330    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I2_O)        0.099    -0.149 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.515    
                         clock uncertainty            0.063    -0.452    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.360    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.718ns (32.259%)  route 1.508ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.508     1.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.299     1.562 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.562    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.081     2.808    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.808    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.671ns (30.758%)  route 1.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.518    -0.143 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.511     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X111Y110       LUT2 (Prop_lut2_I1_O)        0.153     1.520 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.744ns (34.177%)  route 1.433ns (65.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.433     1.189    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.325     1.514 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.514    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.075     2.802    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.907%)  route 1.498ns (72.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.054    -0.662    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y111       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.456    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.498     1.292    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.029     2.759    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.716ns (34.484%)  route 1.360ns (65.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419    -0.244 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.360     1.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.297     1.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)        0.031     2.758    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.758    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.544%)  route 1.526ns (72.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.526     1.318    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.442 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.077     2.804    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.804    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.608ns (28.915%)  route 1.495ns (71.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.495     1.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.152     1.441 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.649%)  route 1.518ns (72.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 2.690 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.056    -0.660    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.518     1.313    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.124     1.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.437    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.859     2.690    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.939    
                         clock uncertainty           -0.208     2.731    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081     2.812    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.812    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.338%)  route 1.467ns (71.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.053    -0.663    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.467     1.259    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.124     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.855     2.686    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.935    
                         clock uncertainty           -0.208     2.727    
    SLICE_X109Y110       FDRE (Setup_fdre_C_D)        0.032     2.759    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.744ns (35.957%)  route 1.325ns (64.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 2.689 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDSE (Prop_fdse_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.325     1.083    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.325     1.408 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.408    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858     2.689    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.938    
                         clock uncertainty           -0.208     2.730    
    SLICE_X111Y110       FDRE (Setup_fdre_C_D)        0.075     2.805    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.209ns (26.610%)  route 0.576ns (73.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.576     0.225    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.145    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.797%)  route 0.535ns (70.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.535     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.099     0.247 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.992    -0.748    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.184ns (22.920%)  route 0.619ns (77.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X111Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.619     0.246    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.289 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.563%)  route 0.568ns (71.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.568     0.180    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.099     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.121     0.145    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.228ns (28.974%)  route 0.559ns (71.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.559     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X106Y109       LUT3 (Prop_lut3_I0_O)        0.100     0.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.990    -0.750    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y109       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.110%)  route 0.578ns (71.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.578     0.192    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.098     0.290 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.207ns (25.358%)  route 0.609ns (74.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.609     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.043     0.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.856%)  route 0.594ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.715    -0.516    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.594     0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.092     0.116    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.408%)  route 0.614ns (74.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.614     0.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X112Y107       LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.993    -0.747    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.131     0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.190ns (23.898%)  route 0.605ns (76.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.716    -0.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.605     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X109Y110       LUT3 (Prop_lut3_I0_O)        0.049     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.989    -0.751    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y110       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.107     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.073%)  route 2.761ns (76.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.031     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.823ns (22.966%)  route 2.761ns (77.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.119     2.924 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.924    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.800    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.471%)  route 2.700ns (76.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.868 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.029     8.754    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.704ns (20.142%)  route 2.791ns (79.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=8, routed)           1.622     1.419    Testing_HDMI_i/Interface2_0/inst/y_V[2]
    SLICE_X110Y106       LUT5 (Prop_lut5_I2_O)        0.124     1.543 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2/O
                         net (fo=1, routed)           1.169     2.712    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.758    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.822ns (23.340%)  route 2.700ns (76.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.118     2.862 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.862    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.800    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.139%)  route 2.602ns (75.861%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.771 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.771    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.031     8.757    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.167%)  route 2.598ns (75.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.029     8.755    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.823ns (24.028%)  route 2.602ns (75.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.119     2.766 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.766    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.801    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.822ns (24.034%)  route 2.598ns (75.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.118     2.761 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.761    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.210     8.726    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.801    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.828ns (24.756%)  route 2.517ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.201     2.561    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.685 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.685    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.210     8.725    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)        0.029     8.754    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.466ns (56.566%)  route 0.358ns (43.434%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.248    -0.125    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X108Y104       LUT4 (Prop_lut4_I3_O)        0.044    -0.081 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.081    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.003 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.003    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.076 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.110     0.186    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.124     0.310 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.276ns (27.691%)  route 0.721ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.428     0.438    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.483 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.392%)  route 0.740ns (72.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.048     0.505 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.505    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107     0.135    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.276ns (27.178%)  route 0.740ns (72.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.502 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.282ns (27.319%)  route 0.750ns (72.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.051     0.518 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.518    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.895%)  route 0.750ns (73.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.512 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.282ns (26.608%)  route 0.778ns (73.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.051     0.546 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.546    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.276ns (26.190%)  route 0.778ns (73.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.045     0.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.540    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.092     0.119    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.279ns (26.076%)  route 0.791ns (73.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.048     0.556 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.107     0.134    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.276ns (25.869%)  route 0.791ns (74.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.553 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.553    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.649ns (44.621%)  route 3.288ns (55.379%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.325     5.005 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     5.005    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[12]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.647ns (44.602%)  route 3.288ns (55.398%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.626     4.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.003 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.003    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.647ns (44.610%)  route 3.287ns (55.390%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.625     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y93         LUT4 (Prop_lut4_I2_O)        0.323     5.002 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.002    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[13]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.075     9.009    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.644ns (45.237%)  route 3.201ns (54.763%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.539     4.593    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.320     4.913 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     4.913    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.649ns (45.506%)  route 3.172ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.511     4.565    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y90        LUT4 (Prop_lut4_I2_O)        0.325     4.890 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.890    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.647ns (45.506%)  route 3.170ns (54.494%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.509     4.563    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X101Y91        LUT4 (Prop_lut4_I2_O)        0.323     4.886 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.886    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X101Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.567     9.005    
                         clock uncertainty           -0.072     8.933    
    SLICE_X101Y91        FDRE (Setup_fdre_C_D)        0.075     9.008    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.168ns (37.094%)  route 3.677ns (62.906%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.976    -0.740    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/Q
                         net (fo=1, routed)           0.782     0.560    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd[13]
    SLICE_X94Y103        LUT4 (Prop_lut4_I2_O)        0.124     0.684 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.809     1.493    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_4_n_0
    SLICE_X94Y101        LUT5 (Prop_lut5_I1_O)        0.124     1.617 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1/O
                         net (fo=10, routed)          1.054     2.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0_i_1_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.124     2.795 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/O
                         net (fo=5, routed)           0.735     3.531    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[3]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.655 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15/O
                         net (fo=1, routed)           0.000     3.655    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_15_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.188 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.442 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.737    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     5.104 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     5.104    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.584     9.273    
                         clock uncertainty           -0.072     9.201    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     9.232    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.645ns (46.171%)  route 3.084ns (53.829%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.422     4.476    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X98Y93         LUT4 (Prop_lut4_I2_O)        0.321     4.797 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.797    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y93         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)        0.118     9.052    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.645ns (46.959%)  route 2.988ns (53.041%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.326     4.380    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.321     4.701 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.701    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.649ns (47.219%)  route 2.961ns (52.781%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X96Y98         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.453 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.661     1.208    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X100Y90        LUT2 (Prop_lut2_I0_O)        0.295     1.503 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.503    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_i_6_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry_n_0
    SLICE_X100Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.133    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X100Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.250    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.367 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.367    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.484 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.484    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.601 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.601    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.718 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.718    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.835    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_2_out[0]
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.054 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=31, routed)          1.300     4.354    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/p_0_in
    SLICE_X99Y90         LUT4 (Prop_lut4_I2_O)        0.325     4.679 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.679    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.606     8.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y90         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.567     9.004    
                         clock uncertainty           -0.072     8.932    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.075     9.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  4.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_7
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[1]/Q
                         net (fo=1, routed)           0.198    -0.201    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[1]
    SLICE_X101Y98        LUT3 (Prop_lut3_I1_O)        0.045    -0.156 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X101Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.072    -0.285    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.091    -0.194    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.456ns (79.614%)  route 0.117ns (20.386%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[13]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_5
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[14]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.236%)  route 0.075ns (34.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.689    -0.542    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X95Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[13]/Q
                         net (fo=4, routed)           0.075    -0.326    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_tmp[13]
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.963    -0.777    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X94Y103        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.072    -0.457    
    SLICE_X94Y103        FDRE (Hold_fdre_C_D)         0.076    -0.381    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y97         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[3]/Q
                         net (fo=2, routed)           0.116    -0.342    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/out[3]
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.182 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[4]_i_1__0_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.104    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_212_p0[15]
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X99Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.608    -0.623    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X99Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.395    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg_n_0_[10]
    SLICE_X98Y95         LUT3 (Prop_lut3_I1_O)        0.045    -0.350 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp[11]_i_1_n_0
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/ap_clk
    SLICE_X98Y95         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X98Y95         FDRE (Hold_fdre_C_D)         0.120    -0.419    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_6
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[13]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_4
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y100        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[15]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.609    -0.622    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y99         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.276    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.086 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.085    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.045 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.008 r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]_i_1_n_7
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X98Y101        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.072    -0.199    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.134    -0.065    Testing_HDMI_i/Gamelogic2_0/inst/slow_down_clock_reg[16]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.900ns (36.382%)  route 3.322ns (63.618%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.597     2.929    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[1]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.053 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16/O
                         net (fo=1, routed)           0.000     3.053    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.566 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.566    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.820 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.116    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     4.483 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     4.483    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.752    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.642ns (18.802%)  route 2.772ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.772     2.551    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/btn2_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.216     8.470    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.077     8.547    Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.642ns (19.618%)  route 2.630ns (80.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.630     2.409    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.533 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/btn1_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.216     8.470    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.081     8.551    Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.642ns (20.511%)  route 2.488ns (79.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.488     2.267    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/btn3_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.216     8.471    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.077     8.548    Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.642ns (20.577%)  route 2.478ns (79.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.478     2.257    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.381 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.216     8.471    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.081     8.552    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.218    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.642ns (20.897%)  route 2.430ns (79.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.000     2.333    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[1]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X107Y104       FDRE (Setup_fdre_C_D)        0.029     8.750    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  6.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.065%)  route 0.697ns (76.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.697     0.320    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/O
                         net (fo=5, routed)           0.000     0.365    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[5]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.842%)  route 0.699ns (75.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y93         FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=1, routed)           0.429    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X96Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_2/O
                         net (fo=1, routed)           0.270     0.260    Testing_HDMI_i/Gamelogic2_0/inst/not_or_cond3_i_fu_382_p2
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.877    -0.863    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.567    -0.296    
                         clock uncertainty            0.216    -0.079    
    SLICE_X96Y94         FDRE (Hold_fdre_C_D)         0.121     0.042    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.416%)  route 0.723ns (77.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.723     0.346    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/O
                         net (fo=5, routed)           0.000     0.391    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[8]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.062%)  route 0.593ns (73.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.192     0.261    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y105       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.865%)  route 0.747ns (78.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.747     0.370    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/O
                         net (fo=5, routed)           0.000     0.415    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[7]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.544%)  route 0.761ns (78.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.761     0.384    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.429 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/O
                         net (fo=5, routed)           0.000     0.429    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[6]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.521%)  route 0.762ns (78.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.762     0.385    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/O
                         net (fo=2, routed)           0.000     0.430    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[9]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.216     0.035    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.127    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.216     0.009    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.009    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.073%)  route 2.761ns (76.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.031     8.758    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.823ns (22.966%)  route 2.761ns (77.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.445     2.805    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.119     2.924 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.924    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[4]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.802    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.471%)  route 2.700ns (76.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.868 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.029     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.704ns (20.142%)  route 2.791ns (79.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=8, routed)           1.622     1.419    Testing_HDMI_i/Interface2_0/inst/y_V[2]
    SLICE_X110Y106       LUT5 (Prop_lut5_I2_O)        0.124     1.543 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2/O
                         net (fo=1, routed)           1.169     2.712    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_2_n_0
    SLICE_X109Y106       LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.760    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.822ns (23.340%)  route 2.700ns (76.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.384     2.744    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.118     2.862 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.862    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X109Y109       FDRE (Setup_fdre_C_D)        0.075     8.802    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.139%)  route 2.602ns (75.861%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.771 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.771    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[4]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.031     8.759    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.167%)  route 2.598ns (75.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.124     2.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[1]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.029     8.757    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.823ns (24.028%)  route 2.602ns (75.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.286     2.647    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.119     2.766 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.766    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[6]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.803    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.822ns (24.034%)  route 2.598ns (75.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.282     2.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.118     2.761 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.761    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.856     8.687    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.208     8.728    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.075     8.803    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.828ns (24.756%)  route 2.517ns (75.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.882     0.679    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     0.803 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     1.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.124     1.360 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.201     2.561    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.124     2.685 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.685    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.855     8.686    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.208     8.727    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)        0.029     8.756    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.466ns (56.566%)  route 0.358ns (43.434%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.248    -0.125    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X108Y104       LUT4 (Prop_lut4_I3_O)        0.044    -0.081 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.081    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_10_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.003 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.003    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.076 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.110     0.186    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.124     0.310 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.276ns (27.691%)  route 0.721ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.428     0.438    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.483 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.392%)  route 0.740ns (72.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.048     0.505 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.505    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[6]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107     0.133    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.276ns (27.178%)  route 0.740ns (72.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.447     0.457    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y106       LUT4 (Prop_lut4_I0_O)        0.045     0.502 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[2]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.282ns (27.319%)  route 0.750ns (72.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.051     0.518 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.518    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[3]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.895%)  route 0.750ns (73.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.457     0.467    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X109Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.512 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.282ns (26.608%)  route 0.778ns (73.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.051     0.546 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.546    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.276ns (26.190%)  route 0.778ns (73.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.485     0.495    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X106Y108       LUT4 (Prop_lut4_I0_O)        0.045     0.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.540    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[5]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y108       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.092     0.117    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.279ns (26.076%)  route 0.791ns (73.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.048     0.556 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[0]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.107     0.132    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.276ns (25.869%)  route 0.791ns (74.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.217    Testing_HDMI_i/Interface2_0/inst/x_V[4]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.172 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.137    -0.035    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.045     0.010 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.498     0.508    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1_n_0
    SLICE_X107Y109       LUT4 (Prop_lut4_I0_O)        0.045     0.553 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.553    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.900ns (36.382%)  route 3.322ns (63.618%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.597     2.929    Testing_HDMI_i/Interface2_0/inst/time_remaining_V[1]
    SLICE_X108Y104       LUT4 (Prop_lut4_I1_O)        0.124     3.053 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16/O
                         net (fo=1, routed)           0.000     3.053    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_16_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.566 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.566    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_6_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.820 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.296     4.116    Testing_HDMI_i/Interface2_0/inst/tmp_4_fu_141_p2
    SLICE_X109Y106       LUT6 (Prop_lut6_I3_O)        0.367     4.483 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     4.483    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159[0]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.031     8.754    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.642ns (18.802%)  route 2.772ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.772     2.551    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/btn2_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U3_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.214     8.473    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/btn2_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.642ns (19.618%)  route 2.630ns (80.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.630     2.409    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/rst
    SLICE_X96Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.533 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/btn1_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3cud_U2_n_1
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.607     8.438    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y92         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]/C
                         clock pessimism              0.249     8.687    
                         clock uncertainty           -0.214     8.473    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)        0.081     8.554    Testing_HDMI_i/Gamelogic2_0/inst/btn1_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.642ns (20.511%)  route 2.488ns (79.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.488     2.267    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/btn3_verify[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_1dEe_U4_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.214     8.474    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.077     8.551    Testing_HDMI_i/Gamelogic2_0/inst/btn3_verify_reg[0]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.642ns (20.577%)  route 2.478ns (79.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.478     2.257    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X96Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.381 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     2.381    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.608     8.439    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.249     8.688    
                         clock uncertainty           -0.214     8.474    
    SLICE_X96Y94         FDRE (Setup_fdre_C_D)        0.081     8.555    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.642ns (23.714%)  route 2.065ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          1.108     0.887    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.011 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.957     1.968    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X105Y104       FDRE (Setup_fdre_C_R)       -0.429     8.220    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.642ns (20.897%)  route 2.430ns (79.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.977    -0.739    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.518    -0.221 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          2.430     2.209    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.124     2.333 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O
                         net (fo=5, routed)           0.000     2.333    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[1]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X107Y104       FDRE (Setup_fdre_C_D)        0.029     8.752    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  6.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.065%)  route 0.697ns (76.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.697     0.320    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/O
                         net (fo=5, routed)           0.000     0.365    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[5]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.842%)  route 0.699ns (75.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y93         FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=1, routed)           0.429    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X96Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_2/O
                         net (fo=1, routed)           0.270     0.260    Testing_HDMI_i/Gamelogic2_0/inst/not_or_cond3_i_fu_382_p2
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Testing_HDMI_i/Gamelogic2_0/inst/newRound[0]_i_1_n_0
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.877    -0.863    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X96Y94         FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]/C
                         clock pessimism              0.567    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X96Y94         FDRE (Hold_fdre_C_D)         0.121     0.039    Testing_HDMI_i/Gamelogic2_0/inst/newRound_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.416%)  route 0.723ns (77.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.723     0.346    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.391 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/O
                         net (fo=5, routed)           0.000     0.391    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[8]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.062%)  route 0.593ns (73.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.192     0.261    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y105       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.865%)  route 0.747ns (78.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.747     0.370    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y103       LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/O
                         net (fo=5, routed)           0.000     0.415    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[7]
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.544%)  route 0.761ns (78.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.761     0.384    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.429 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/O
                         net (fo=5, routed)           0.000     0.429    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[6]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.521%)  route 0.762ns (78.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.762     0.385    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/rst
    SLICE_X107Y104       LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/O
                         net (fo=2, routed)           0.000     0.430    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V[9]
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.991    -0.749    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     0.124    Testing_HDMI_i/Gamelogic2_0/inst/time_remaining_out_V_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.209ns (24.086%)  route 0.659ns (75.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X102Y104       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=15, routed)          0.401     0.024    Testing_HDMI_i/Gamelogic2_0/inst/rst
    SLICE_X104Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.069 r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value[1]_i_1/O
                         net (fo=9, routed)           0.257     0.327    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=591, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.214     0.006    
    SLICE_X105Y103       FDRE (Hold_fdre_C_R)        -0.018    -0.012    Testing_HDMI_i/Gamelogic2_0/inst/decrement_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       55.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.704ns (17.905%)  route 3.228ns (82.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.241     3.001    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.630    59.069    
                         clock uncertainty           -0.096    58.972    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.429    58.543    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.543    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 55.543    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.656ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.704ns (18.558%)  route 3.089ns (81.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.102     2.862    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y94        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y94        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 55.656    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    

Slack (MET) :             55.805ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.704ns (19.313%)  route 2.941ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.785    -0.931    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y95        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDSE (Prop_fdse_C_Q)         0.456    -0.475 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.800     0.325    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X99Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.449 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           1.187     1.636    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I2_O)        0.124     1.760 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.954     2.714    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.608    58.439    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X101Y93        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.605    59.044    
                         clock uncertainty           -0.096    58.947    
    SLICE_X101Y93        FDSE (Setup_fdse_C_S)       -0.429    58.518    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.518    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 55.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.400    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X95Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.355 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.293    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X95Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.248    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X95Y94         FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.251    -0.611    
                         clock uncertainty            0.096    -0.515    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091    -0.424    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y93         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X94Y93         FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y94         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X94Y94         FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X94Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y91         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X94Y91         FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X94Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X94Y92         FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X94Y92         FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X103Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y106       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.689    -0.542    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.401 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.232    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X103Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.187 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.124 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.963    -0.777    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y107       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.235    -0.542    
                         clock uncertainty            0.096    -0.446    
    SLICE_X103Y107       FDSE (Hold_fdse_C_D)         0.105    -0.341    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X103Y104       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y104       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y104       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.690    -0.541    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.400 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.231    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.123 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.964    -0.776    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X103Y105       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.096    -0.445    
    SLICE_X103Y105       FDSE (Hold_fdse_C_D)         0.105    -0.340    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X97Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X97Y95         FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X97Y95         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.218    





