Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: receive.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "receive.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "receive"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : receive
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
change_error_to_warning            : "HDLCompiler:1128"

=========================================================================

INFO:Xst - Changing 'HDLCompiler:1128' to warning

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" into library work
Parsing verilog file "states.v" included at line 2.
Parsing module <receive>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <receive>.
WARNING:HDLCompiler:1128 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 29: Assignment under multiple single edges is not supported for synthesis
WARNING:HDLCompiler:462 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 34: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:413 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 35: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 39: Signal <baud> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 42: Signal <cnt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 46: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:462 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 57: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:1128 - "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v" Line 57: Assignment under multiple single edges is not supported for synthesis

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <receive>.
    Related source file is "C:\Users\sa\Desktop\dsde7\dsd7-98170668\dsde7f\receive.v".
    Found 4-bit adder for signal <cnt[3]_GND_1_o_add_7_OUT> created at line 42.
    Found 2-bit adder for signal <baud[1]_GND_1_o_add_14_OUT> created at line 46.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_5_OUT(1:0)> created at line 35.
WARNING:Xst:737 - Found 1-bit latch for signal <data(6)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(5)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(4)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(3)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(2)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stop(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stop(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt(3)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt(2)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <baud(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <baud(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <par>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(7)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(6)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(5)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(4)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(3)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(2)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(1)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out(0)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data(7)>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit comparator not equal for signal <data[7]_data[7]_equal_17_o> created at line 50
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 Latch(s).
	inferred   1 Comparator(s).
	inferred  76 Multiplexer(s).
Unit <receive> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 4-bit adder                                           : 1
# Latches                                              : 27
 1-bit latch                                           : 27
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 70
 2-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 4-bit adder                                           : 1
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 70
 2-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <receive> ...
WARNING:Xst:1293 - FF/Latch <state_1> has a constant value of 0 in block <receive>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_1> has a constant value of 0 in block <receive>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block receive, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : receive.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 59
#      LUT2                        : 7
#      LUT3                        : 6
#      LUT4                        : 2
#      LUT5                        : 8
#      LUT6                        : 32
#      MUXF7                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 27
#      LD                          : 21
#      LDE                         : 6
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  126800     0%  
 Number of Slice LUTs:                   55  out of  63400     0%  
    Number used as Logic:                55  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:      37  out of     55    67%  
   Number with an unused LUT:             0  out of     55     0%  
   Number of fully used LUT-FF pairs:    18  out of     55    32%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    210     5%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
_n0194(_n0194(0)1:O)                         | NONE(*)(baud_1)        | 6     |
GND_1_o_clk_AND_21_o(GND_1_o_clk_AND_21_o1:O)| NONE(*)(out_0)         | 9     |
GND_1_o_rst_OR_74_o(GND_1_o_rst_OR_74_o1:O)  | NONE(*)(stop_1)        | 2     |
rst_rst_MUX_100_o(Mmux_rst_rst_MUX_100_o1:O) | NONE(*)(state_1)       | 2     |
rst_rst_MUX_33_o(Mmux_rst_rst_MUX_33_o11:O)  | NONE(*)(data_7)        | 8     |
---------------------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.633ns (Maximum Frequency: 612.557MHz)
   Minimum input arrival time before clock: 2.224ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_n0194'
  Clock period: 1.633ns (frequency: 612.557MHz)
  Total number of paths / destination ports: 29 / 10
-------------------------------------------------------------------------
Delay:               1.633ns (Levels of Logic = 2)
  Source:            baud_1 (LATCH)
  Destination:       cnt_3 (LATCH)
  Source Clock:      _n0194 falling
  Destination Clock: _n0194 falling

  Data Path: baud_1 to cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              5   0.472   0.398  baud_1 (baud_1)
     LUT6:I4->O            1   0.097   0.000  Mmux_rx_state[1]_MUX_115_o1_F (N53)
     MUXF7:I0->O           4   0.277   0.293  Mmux_rx_state[1]_MUX_115_o1 (rx_state[1]_MUX_115_o)
     LDE:GE                    0.095          cnt_3
    ----------------------------------------
    Total                      1.633ns (0.941ns logic, 0.692ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_1_o_rst_OR_74_o'
  Clock period: 1.140ns (frequency: 877.347MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.140ns (Levels of Logic = 1)
  Source:            stop_1 (LATCH)
  Destination:       stop_1 (LATCH)
  Source Clock:      GND_1_o_rst_OR_74_o falling
  Destination Clock: GND_1_o_rst_OR_74_o falling

  Data Path: stop_1 to stop_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.472   0.571  stop_1 (stop_1)
     LUT5:I2->O            1   0.097   0.000  Mmux_stop[1]_GND_1_o_MUX_86_o12 (stop[1]_GND_1_o_MUX_86_o)
     LD:D                     -0.028          stop_1
    ----------------------------------------
    Total                      1.140ns (0.569ns logic, 0.571ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst_rst_MUX_100_o'
  Clock period: 1.327ns (frequency: 753.864MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.327ns (Levels of Logic = 1)
  Source:            state_1 (LATCH)
  Destination:       state_1 (LATCH)
  Source Clock:      rst_rst_MUX_100_o falling
  Destination Clock: rst_rst_MUX_100_o falling

  Data Path: state_1 to state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.472   0.757  state_1 (state_1)
     LUT5:I0->O            1   0.097   0.000  Mmux_state[1]_state[1]_MUX_108_o111 (state[1]_state[1]_MUX_99_o)
     LD:D                     -0.028          state_1
    ----------------------------------------
    Total                      1.327ns (0.569ns logic, 0.757ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst_rst_MUX_33_o'
  Clock period: 1.276ns (frequency: 783.515MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               1.276ns (Levels of Logic = 1)
  Source:            data_0 (LATCH)
  Destination:       data_0 (LATCH)
  Source Clock:      rst_rst_MUX_33_o falling
  Destination Clock: rst_rst_MUX_33_o falling

  Data Path: data_0 to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.707  data_0 (data_0)
     LUT6:I0->O            1   0.097   0.000  Mmux_data[7]_data[7]_MUX_24_o171 (data[7]_data[7]_MUX_80_o)
     LD:D                     -0.028          data_0
    ----------------------------------------
    Total                      1.276ns (0.569ns logic, 0.707ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0194'
  Total number of paths / destination ports: 51 / 12
-------------------------------------------------------------------------
Offset:              2.212ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       cnt_3 (LATCH)
  Destination Clock: _n0194 falling

  Data Path: rst to cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.664  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.097   0.688  Mmux_rx_state[1]_MUX_115_o1_SW0 (N11)
     LUT6:I1->O            1   0.097   0.000  Mmux_rx_state[1]_MUX_115_o1_F (N53)
     MUXF7:I0->O           4   0.277   0.293  Mmux_rx_state[1]_MUX_115_o1 (rx_state[1]_MUX_115_o)
     LDE:GE                    0.095          cnt_3
    ----------------------------------------
    Total                      2.212ns (0.567ns logic, 1.645ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_clk_AND_21_o'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              2.164ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       par (LATCH)
  Destination Clock: GND_1_o_clk_AND_21_o falling

  Data Path: rst to par
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.801  rst_IBUF (rst_IBUF)
     LUT6:I0->O            2   0.097   0.383  Mmux_data[7]_data[7]_mux_11_OUT(0)121 (data[7]_data[7]_mux_11_OUT(2))
     LUT2:I0->O            1   0.097   0.295  Mxor_data[7]_data[7]_XOR_72_o_xo<0>_SW0 (N5)
     LUT6:I5->O            1   0.097   0.295  Mxor_data[7]_data[7]_XOR_72_o_xo<0> (data[7]_data[7]_XOR_72_o)
     LUT2:I1->O            1   0.097   0.000  data[7]_INV_10_o1 (data[7]_INV_10_o)
     LD:D                     -0.028          par
    ----------------------------------------
    Total                      2.164ns (0.389ns logic, 1.775ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_rst_OR_74_o'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.791ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       stop_1 (LATCH)
  Destination Clock: GND_1_o_rst_OR_74_o falling

  Data Path: rst to stop_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.487  rst_IBUF (rst_IBUF)
     LUT3:I1->O            5   0.097   0.314  state[1]_GND_1_o_equal_6_o(1)1 (state[1]_GND_1_o_equal_6_o)
     LUT6:I5->O            4   0.097   0.697  _n0201(0)1 (_n0201)
     LUT5:I0->O            1   0.097   0.000  Mmux_stop[1]_GND_1_o_MUX_86_o12 (stop[1]_GND_1_o_MUX_86_o)
     LD:D                     -0.028          stop_1
    ----------------------------------------
    Total                      1.791ns (0.292ns logic, 1.499ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_rst_MUX_100_o'
  Total number of paths / destination ports: 24 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       state_0 (LATCH)
  Destination Clock: rst_rst_MUX_100_o falling

  Data Path: rst to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.791  rst_IBUF (rst_IBUF)
     LUT5:I0->O            3   0.097   0.305  Mmux_state[1]_state[1]_MUX_108_o12 (Mmux_state[1]_state[1]_MUX_108_o11)
     LUT6:I5->O            1   0.097   0.000  _n0201(0)1_SW3_G (N52)
     MUXF7:I1->O           1   0.279   0.556  _n0201(0)1_SW3 (N19)
     LUT6:I2->O            1   0.097   0.000  Mmux_state[1]_state[1]_MUX_108_o14 (state[1]_state[1]_MUX_108_o)
     LD:D                     -0.028          state_0
    ----------------------------------------
    Total                      2.224ns (0.571ns logic, 1.653ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_rst_MUX_33_o'
  Total number of paths / destination ports: 33 / 8
-------------------------------------------------------------------------
Offset:              1.358ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       data_0 (LATCH)
  Destination Clock: rst_rst_MUX_33_o falling

  Data Path: rst to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.619  rst_IBUF (rst_IBUF)
     LUT3:I0->O            8   0.097   0.543  Mmux_data[7]_data[7]_mux_11_OUT(0)161_SW1 (N26)
     LUT6:I3->O            1   0.097   0.000  Mmux_data[7]_data[7]_MUX_24_o171 (data[7]_data[7]_MUX_80_o)
     LD:D                     -0.028          data_0
    ----------------------------------------
    Total                      1.358ns (0.195ns logic, 1.163ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_clk_AND_21_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            out_7 (LATCH)
  Destination:       out(7) (PAD)
  Source Clock:      GND_1_o_clk_AND_21_o falling

  Data Path: out_7 to out(7)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  out_7 (out_7)
     OBUF:I->O                 0.000          out_7_OBUF (out(7))
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_1_o_clk_AND_21_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_n0194           |         |         |    2.768|         |
rst_rst_MUX_100_o|         |         |    2.465|         |
rst_rst_MUX_33_o |         |         |    2.531|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_rst_OR_74_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
GND_1_o_rst_OR_74_o|         |         |    1.140|         |
_n0194             |         |         |    2.297|         |
rst_rst_MUX_100_o  |         |         |    2.360|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0194
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
GND_1_o_rst_OR_74_o|         |         |    2.590|         |
_n0194             |         |         |    1.633|         |
rst_rst_MUX_100_o  |         |         |    1.964|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_rst_MUX_100_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
GND_1_o_rst_OR_74_o|         |         |    2.519|         |
_n0194             |         |         |    2.294|         |
rst_rst_MUX_100_o  |         |         |    1.327|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_rst_MUX_33_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
GND_1_o_rst_OR_74_o|         |         |    1.962|         |
_n0194             |         |         |    2.275|         |
rst_rst_MUX_100_o  |         |         |    1.967|         |
rst_rst_MUX_33_o   |         |         |    1.276|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.79 secs
 
--> 

Total memory usage is 4617528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    2 (   0 filtered)

