// Seed: 1292806016
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  initial begin
    SystemTFIdentifier(id_3);
  end
  assign id_0 = id_3;
  type_7(
      id_2, 1, 1'b0, 1 < id_3
  );
endmodule
