Protel Design System Design Rule Check
PCB File : C:\Users\nickj\Documents\GitHub\Altium-Designs\CPRacing Designs\DC-DC Senior Project\DC-DC Senior Project\DC-DC Converter.PcbDoc
Date     : 4/29/2019
Time     : 4:02:30 PM

Processing Rule : Clearance Constraint (Gap=157.48mil) (InNetClass('HV')),(InNetClass('LV'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C10-1(2389.596mil,1553.15mil) on Top Layer And Pad C10-2(2389.596mil,1500mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.465mil < 10mil) Between Pad C10-2(2389.596mil,1500mil) on Top Layer And Via (2385.827mil,1448.819mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C1-1(3031.496mil,3287.401mil) on Top Layer And Pad C1-2(3031.496mil,3350.394mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C11-1(2678.406mil,1468.504mil) on Top Layer And Pad C11-2(2625.256mil,1468.504mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C12-1(2460.63mil,1500mil) on Top Layer And Pad C12-2(2460.63mil,1553.15mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C13-1(2603.347mil,1759.842mil) on Top Layer And Pad C13-2(2656.496mil,1759.842mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C15-1(1762.628mil,1656.545mil) on Top Layer And Pad C15-2(1709.478mil,1656.545mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C16-1(2181.102mil,1500mil) on Bottom Layer And Pad C16-2(2181.102mil,1437.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C17-1(2283.465mil,1464.567mil) on Bottom Layer And Pad C17-2(2283.465mil,1401.575mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.343mil < 10mil) Between Pad C17-1(2283.465mil,1464.567mil) on Bottom Layer And Via (2279.523mil,1521.501mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.343mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.454mil < 10mil) Between Pad C17-2(2283.465mil,1401.575mil) on Bottom Layer And Via (2322.843mil,1346.461mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.454mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C18-1(1601.378mil,1456.693mil) on Bottom Layer And Pad C18-2(1654.528mil,1456.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.559mil < 10mil) Between Pad C18-2(1654.528mil,1456.693mil) on Bottom Layer And Via (1667.323mil,1503.937mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C19-1(1605.315mil,1064.458mil) on Top Layer And Pad C19-2(1658.465mil,1064.458mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C20-1(5772.638mil,2251.968mil) on Top Layer And Pad C20-2(5825.787mil,2251.968mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C21-1(5488.189mil,1747.278mil) on Top Layer And Pad C21-2(5551.181mil,1747.278mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.334mil < 10mil) Between Pad C21-1(5488.189mil,1747.278mil) on Top Layer And Via (5486.105mil,1809.17mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.334mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C22-1(5641.9mil,1776.742mil) on Top Layer And Pad C22-2(5641.9mil,1829.892mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.421mil < 10mil) Between Pad C22-2(5641.9mil,1829.892mil) on Top Layer And Via (5594.488mil,1858.268mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C23-1(5577.923mil,2328.189mil) on Top Layer And Pad C23-2(5577.923mil,2381.338mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C24-1(3543.307mil,737.205mil) on Top Layer And Pad C24-2(3543.307mil,790.354mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C25-1(3670.276mil,858.268mil) on Bottom Layer And Pad C25-2(3723.425mil,858.268mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C3-1(3244.095mil,2458.504mil) on Top Layer And Pad C3-2(3244.095mil,2521.496mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C4-1(3153.543mil,2460.63mil) on Top Layer And Pad C4-2(3153.543mil,2523.622mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6007.878mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6086.618mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6165.358mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6244.098mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6322.839mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6401.579mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.978mil < 10mil) Between Pad L2-2(6220.472mil,2412.5mil) on Top Layer And Via (6480.319mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.978mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.728mil < 10mil) Between Pad L3-1(2282.48mil,1566.929mil) on Top Layer And Via (2279.523mil,1521.501mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.728mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-1(5438.976mil,987.992mil) on Top Layer And Pad M2-2(5438.976mil,1037.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-2(5438.976mil,1037.992mil) on Top Layer And Pad M2-3(5438.976mil,1087.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-3(5438.976mil,1087.992mil) on Top Layer And Pad M2-4(5438.976mil,1137.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-5(5222.441mil,1137.992mil) on Top Layer And Pad M2-6(5222.441mil,1087.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-6(5222.441mil,1087.992mil) on Top Layer And Pad M2-7(5222.441mil,1037.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-7(5222.441mil,1037.992mil) on Top Layer And Pad M2-8(5222.441mil,987.992mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R10-1(2145.945mil,1854.331mil) on Top Layer And Pad R10-2(2197.126mil,1854.331mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.724mil < 10mil) Between Pad R10-1(2145.945mil,1854.331mil) on Top Layer And Via (2094.488mil,1854.331mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R1-1(2067.913mil,1620.368mil) on Top Layer And Pad R1-2(2067.913mil,1671.549mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R11-1(1913.386mil,1718.504mil) on Top Layer And Pad R11-2(1913.386mil,1667.323mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R12-1(1834.646mil,1718.504mil) on Top Layer And Pad R12-2(1834.646mil,1667.323mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R13-1(1713.582mil,1727.579mil) on Top Layer And Pad R13-2(1764.764mil,1727.579mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R14-1(2141.732mil,1568.898mil) on Top Layer And Pad R14-2(2141.732mil,1620.079mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R17-1(1265.748mil,1541.417mil) on Top Layer And Pad R17-2(1265.748mil,1490.236mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R18-1(2214.567mil,1169.626mil) on Bottom Layer And Pad R18-2(2265.748mil,1169.626mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R19-1(2053.15mil,1224.409mil) on Bottom Layer And Pad R19-2(2104.331mil,1224.409mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.476mil < 10mil) Between Pad R19-2(2104.331mil,1224.409mil) on Bottom Layer And Via (2153.539mil,1224.407mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R20-1(2214.567mil,1098.593mil) on Bottom Layer And Pad R20-2(2265.748mil,1098.593mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R21-1(1265.748mil,1372.126mil) on Top Layer And Pad R21-2(1265.748mil,1423.307mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.494mil < 10mil) Between Pad R2-2(2913.386mil,2527.559mil) on Top Layer And Via (2858.27mil,2543.309mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R22-1(1832.677mil,1174.695mil) on Bottom Layer And Pad R22-2(1883.858mil,1174.695mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R23-1(1883.858mil,1105.315mil) on Bottom Layer And Pad R23-2(1832.677mil,1105.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.496mil < 10mil) Between Pad R23-1(1883.858mil,1105.315mil) on Bottom Layer And Via (1881.89mil,1055.118mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R24-1(1265.748mil,1254.016mil) on Top Layer And Pad R24-2(1265.748mil,1305.197mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.465mil < 10mil) Between Pad R25-1(1834.646mil,902.559mil) on Bottom Layer And Via (1834.646mil,846.457mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R26-1(1606.299mil,1584.981mil) on Top Layer And Pad R26-2(1657.48mil,1584.981mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.936mil < 10mil) Between Pad R26-1(1606.299mil,1584.981mil) on Top Layer And Via (1643.701mil,1539.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.91mil < 10mil) Between Pad R26-2(1657.48mil,1584.981mil) on Top Layer And Via (1643.701mil,1539.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R27-1(1606.299mil,1456.693mil) on Top Layer And Pad R27-2(1657.48mil,1456.693mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad R27-2(1657.48mil,1456.693mil) on Top Layer And Via (1667.323mil,1503.937mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R28-1(1606.299mil,1135.492mil) on Top Layer And Pad R28-2(1657.48mil,1135.492mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R29-1(1606.299mil,1342.52mil) on Top Layer And Pad R29-2(1657.48mil,1342.52mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R30-1(1606.299mil,1277.559mil) on Top Layer And Pad R30-2(1657.48mil,1277.559mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R31-1(1606.299mil,1206.526mil) on Top Layer And Pad R31-2(1657.48mil,1206.526mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R32-1(5177.165mil,2268.711mil) on Top Layer And Pad R32-2(5177.165mil,2319.892mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R33-1(5285.433mil,2625.984mil) on Top Layer And Pad R33-2(5234.252mil,2625.984mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R34-1(5771.407mil,2323.002mil) on Top Layer And Pad R34-2(5822.588mil,2323.002mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R35-1(5631.89mil,2505.905mil) on Top Layer And Pad R35-2(5683.071mil,2505.905mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad R35-1(5631.89mil,2505.905mil) on Top Layer And Via (5649.606mil,2452.756mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R37-1(5736.221mil,2049.213mil) on Top Layer And Pad R37-2(5736.221mil,2100.394mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R38-1(438.976mil,1492.126mil) on Top Layer And Pad R38-2(387.795mil,1492.126mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R39-1(5648.957mil,2383.858mil) on Top Layer And Pad R39-2(5648.957mil,2332.677mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R40-1(5642.947mil,1655.512mil) on Top Layer And Pad R40-2(5642.947mil,1706.693mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad R40-1(5642.947mil,1655.512mil) on Top Layer And Via (5641.565mil,1604.331mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R4-1(2244.095mil,1397.391mil) on Top Layer And Pad R4-2(2244.095mil,1346.21mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.529mil < 10mil) Between Pad R4-2(2244.095mil,1346.21mil) on Top Layer And Via (2192.913mil,1322.835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.529mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R42-1(4088.583mil,787.402mil) on Top Layer And Pad R42-2(4037.402mil,787.402mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R43-1(4299.213mil,994.095mil) on Bottom Layer And Pad R43-2(4299.213mil,942.913mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R8-1(2602.776mil,1687.008mil) on Top Layer And Pad R8-2(2653.957mil,1687.008mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R9-1(2307.086mil,1860.236mil) on Top Layer And Pad R9-2(2307.086mil,1911.417mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.211mil < 10mil) Between Pad T1-1(1747.638mil,2547.244mil) on Multi-Layer And Via (1677.167mil,2543.309mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.211mil] / [Bottom Solder] Mask Sliver [6.211mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.527mil < 10mil) Between Pad T2-1(3570.541mil,2456.546mil) on Multi-Layer And Via (3488.191mil,2464.569mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.527mil] / [Bottom Solder] Mask Sliver [8.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad T2-12(4570.541mil,2256.546mil) on Multi-Layer And Via (4511.814mil,2307.088mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.269mil] / [Bottom Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.373mil < 10mil) Between Pad T2-3(3570.541mil,2056.546mil) on Multi-Layer And Via (3488.191mil,2070.868mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.373mil] / [Bottom Solder] Mask Sliver [9.373mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.602mil < 10mil) Between Pad T2-5(3570.541mil,1456.545mil) on Multi-Layer And Via (3488.191mil,1440.946mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.602mil] / [Bottom Solder] Mask Sliver [9.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.109mil < 10mil) Between Pad T2-7(4570.541mil,1256.545mil) on Multi-Layer And Via (4511.814mil,1204.726mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.108mil] / [Bottom Solder] Mask Sliver [4.108mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.411mil < 10mil) Between Pad T2-9(4570.541mil,1656.545mil) on Multi-Layer And Via (4511.814mil,1598.427mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.411mil] / [Bottom Solder] Mask Sliver [8.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.362mil < 10mil) Between Pad T3-6(4170.512mil,855.763mil) on Bottom Layer And Via (4165.354mil,787.402mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.559mil < 10mil) Between Pad TP13-1(1984.252mil,1057.992mil) on Top Layer And Via (1881.89mil,1055.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.591mil < 10mil) Between Pad TP13-1(1984.252mil,1057.992mil) on Top Layer And Via (1984.252mil,1137.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.919mil < 10mil) Between Pad TP19-1(1429.134mil,929.134mil) on Top Layer And Pad TP23-1(1290.449mil,1062.992mil) on Top Layer [Top Solder] Mask Sliver [6.919mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad TP25-1(5606.299mil,2637.795mil) on Top Layer And Pad TP28-1(5744.095mil,2716.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.265mil < 10mil) Between Pad TP33-1(6062.992mil,901.575mil) on Top Layer And Via (6165.358mil,968.505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.265mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.208mil < 10mil) Between Pad TP8-1(1635.507mil,1862.205mil) on Top Layer And Via (1531.496mil,1890.64mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-1(2385.197mil,1094.331mil) on Top Layer And Pad U1-2(2418.661mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-10(2623.386mil,1094.331mil) on Top Layer And Pad U1-11(2656.85mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-10(2623.386mil,1094.331mil) on Top Layer And Pad U1-9(2597.795mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.047mil < 10mil) Between Pad U1-11(2656.85mil,1094.331mil) on Top Layer And Via (2700.789mil,1125.985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.047mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-12(2670.63mil,1245.906mil) on Top Layer And Pad U1-13(2670.63mil,1275.433mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-12(2670.63mil,1245.906mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-13(2670.63mil,1275.433mil) on Top Layer And Pad U1-14(2670.63mil,1301.024mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-13(2670.63mil,1275.433mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-14(2670.63mil,1301.024mil) on Top Layer And Pad U1-15(2670.63mil,1326.614mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-14(2670.63mil,1301.024mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-15(2670.63mil,1326.614mil) on Top Layer And Pad U1-16(2670.63mil,1356.142mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-15(2670.63mil,1326.614mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-16(2670.63mil,1356.142mil) on Top Layer And Pad U1-17(2656.85mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-16(2670.63mil,1356.142mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-17(2656.85mil,1393.543mil) on Top Layer And Pad U1-18(2623.386mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-17(2656.85mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-18(2623.386mil,1393.543mil) on Top Layer And Pad U1-19(2597.795mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-18(2623.386mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-19(2597.795mil,1393.543mil) on Top Layer And Pad U1-20(2572.205mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-19(2597.795mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-2(2418.661mil,1094.331mil) on Top Layer And Pad U1-3(2444.252mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-20(2572.205mil,1393.543mil) on Top Layer And Pad U1-21(2546.614mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-20(2572.205mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-21(2546.614mil,1393.543mil) on Top Layer And Pad U1-22(2521.023mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-21(2546.614mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-22(2521.023mil,1393.543mil) on Top Layer And Pad U1-23(2495.433mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-22(2521.023mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-23(2495.433mil,1393.543mil) on Top Layer And Pad U1-24(2469.842mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-23(2495.433mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-24(2469.842mil,1393.543mil) on Top Layer And Pad U1-25(2444.252mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-24(2469.842mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-25(2444.252mil,1393.543mil) on Top Layer And Pad U1-26(2418.661mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-25(2444.252mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-26(2418.661mil,1393.543mil) on Top Layer And Pad U1-27(2385.197mil,1393.543mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-26(2418.661mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-27(2385.197mil,1393.543mil) on Top Layer And Pad U1-28(2371.417mil,1356.142mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-27(2385.197mil,1393.543mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-28(2371.417mil,1356.142mil) on Top Layer And Pad U1-29(2371.417mil,1326.614mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-28(2371.417mil,1356.142mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.889mil < 10mil) Between Pad U1-28(2371.417mil,1356.142mil) on Top Layer And Via (2322.843mil,1346.461mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.889mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-29(2371.417mil,1326.614mil) on Top Layer And Pad U1-30(2371.417mil,1301.024mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-29(2371.417mil,1326.614mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.986mil < 10mil) Between Pad U1-29(2371.417mil,1326.614mil) on Top Layer And Via (2322.843mil,1346.461mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.986mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-3(2444.252mil,1094.331mil) on Top Layer And Pad U1-4(2469.842mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-30(2371.417mil,1301.024mil) on Top Layer And Pad U1-31(2371.417mil,1275.433mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-30(2371.417mil,1301.024mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-31(2371.417mil,1275.433mil) on Top Layer And Pad U1-32(2371.417mil,1245.906mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-31(2371.417mil,1275.433mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-32(2371.417mil,1245.906mil) on Top Layer And Pad U1-33(2521.023mil,1291.181mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-4(2469.842mil,1094.331mil) on Top Layer And Pad U1-5(2495.433mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-5(2495.433mil,1094.331mil) on Top Layer And Pad U1-6(2521.023mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-6(2521.023mil,1094.331mil) on Top Layer And Pad U1-7(2546.614mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-7(2546.614mil,1094.331mil) on Top Layer And Pad U1-8(2572.205mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-8(2572.205mil,1094.331mil) on Top Layer And Pad U1-9(2597.795mil,1094.331mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.752mil < 10mil) Between Pad U3-20(2059.055mil,1196.85mil) on Top Layer And Via (2090.551mil,1159.193mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Pad U3-26(2059.055mil,1314.961mil) on Top Layer And Via (2122.047mil,1303.15mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad U3-28(2059.055mil,1354.331mil) on Top Layer And Via (2122.047mil,1350.394mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad U3-39(1944.882mil,1374.016mil) on Top Layer And Via (1988.189mil,1251.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.568mil < 10mil) Between Pad U4-8(5591.535mil,1923.228mil) on Top Layer And Via (5594.488mil,1858.268mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.568mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.764mil < 10mil) Between Pad W1-2(2121.581mil,1106.299mil) on Multi-Layer And Via (2090.551mil,1159.193mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.764mil] / [Bottom Solder] Mask Sliver [8.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.399mil < 10mil) Between Pad X3-1(6417.323mil,1148.622mil) on Top Layer And Via (6480.319mil,968.505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.215mil < 10mil) Between Pad X3-1(6417.323mil,1148.622mil) on Top Layer And Via (6559.059mil,1283.466mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.585mil < 10mil) Between Via (1643.701mil,1539.37mil) from Top Layer to Bottom Layer And Via (1667.323mil,1503.937mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.585mil] / [Bottom Solder] Mask Sliver [2.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.845mil < 10mil) Between Via (1945.589mil,1256.545mil) from Top Layer to Bottom Layer And Via (1988.189mil,1251.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.845mil] / [Bottom Solder] Mask Sliver [2.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.244mil < 10mil) Between Via (2122.047mil,1303.15mil) from Top Layer to Bottom Layer And Via (2122.047mil,1350.394mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.244mil] / [Bottom Solder] Mask Sliver [7.244mil]
Rule Violations :161

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.92mil < 5mil) Between Area Fill (2863.755mil,1758.273mil) (3257.456mil,1809.454mil) on Top Overlay And Pad M5-1(2980.315mil,1885.827mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.368mil < 5mil) Between Area Fill (2863.755mil,1758.273mil) (3257.456mil,1809.454mil) on Top Overlay And Pad M5-2(2980.315mil,1785.827mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 5mil) Between Area Fill (2863.755mil,1758.273mil) (3257.456mil,1809.454mil) on Top Overlay And Pad M5-3(2980.315mil,1685.827mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 5mil) Between Area Fill (4133.317mil,2786.814mil) (4527.018mil,2837.995mil) on Top Overlay And Pad M3-4(4432.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.141mil < 5mil) Between Area Fill (4133.317mil,2786.814mil) (4527.018mil,2837.995mil) on Top Overlay And Pad M3-5(4332.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.589mil < 5mil) Between Area Fill (4133.317mil,2786.814mil) (4527.018mil,2837.995mil) on Top Overlay And Pad M3-6(4232.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 5mil) Between Area Fill (4893.317mil,2786.814mil) (5287.018mil,2837.995mil) on Top Overlay And Pad M3-1(5192.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.141mil < 5mil) Between Area Fill (4893.317mil,2786.814mil) (5287.018mil,2837.995mil) on Top Overlay And Pad M3-2(5092.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.589mil < 5mil) Between Area Fill (4893.317mil,2786.814mil) (5287.018mil,2837.995mil) on Top Overlay And Pad M3-3(4992.126mil,2892.697mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-1(2389.596mil,1553.15mil) on Top Layer And Track (2362.037mil,1471.457mil)(2362.037mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-1(2389.596mil,1553.15mil) on Top Layer And Track (2417.155mil,1471.457mil)(2417.155mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-2(2389.596mil,1500mil) on Top Layer And Track (2362.037mil,1471.457mil)(2362.037mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-2(2389.596mil,1500mil) on Top Layer And Track (2417.155mil,1471.457mil)(2417.155mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-1(3031.496mil,3287.401mil) on Top Layer And Track (2996.063mil,3251.968mil)(2996.063mil,3385.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C1-1(3031.496mil,3287.401mil) on Top Layer And Track (2996.063mil,3318.898mil)(3066.929mil,3318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-1(3031.496mil,3287.401mil) on Top Layer And Track (3066.929mil,3251.968mil)(3066.929mil,3385.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-1(2678.406mil,1468.504mil) on Top Layer And Track (2596.713mil,1440.945mil)(2706.949mil,1440.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-1(2678.406mil,1468.504mil) on Top Layer And Track (2596.713mil,1496.063mil)(2706.949mil,1496.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-2(2625.256mil,1468.504mil) on Top Layer And Track (2596.713mil,1440.945mil)(2706.949mil,1440.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-2(2625.256mil,1468.504mil) on Top Layer And Track (2596.713mil,1496.063mil)(2706.949mil,1496.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-2(3031.496mil,3350.394mil) on Top Layer And Track (2996.063mil,3251.968mil)(2996.063mil,3385.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C1-2(3031.496mil,3350.394mil) on Top Layer And Track (2996.063mil,3318.898mil)(3066.929mil,3318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-2(3031.496mil,3350.394mil) on Top Layer And Track (3066.929mil,3251.968mil)(3066.929mil,3385.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-1(2460.63mil,1500mil) on Top Layer And Track (2433.071mil,1471.457mil)(2433.071mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-1(2460.63mil,1500mil) on Top Layer And Track (2488.189mil,1471.457mil)(2488.189mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-2(2460.63mil,1553.15mil) on Top Layer And Track (2433.071mil,1471.457mil)(2433.071mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-2(2460.63mil,1553.15mil) on Top Layer And Track (2488.189mil,1471.457mil)(2488.189mil,1581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-1(2603.347mil,1759.842mil) on Top Layer And Track (2574.803mil,1732.283mil)(2685.039mil,1732.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-1(2603.347mil,1759.842mil) on Top Layer And Track (2574.803mil,1787.402mil)(2685.039mil,1787.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-2(2656.496mil,1759.842mil) on Top Layer And Track (2574.803mil,1732.283mil)(2685.039mil,1732.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-2(2656.496mil,1759.842mil) on Top Layer And Track (2574.803mil,1787.402mil)(2685.039mil,1787.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-1(1762.628mil,1656.545mil) on Top Layer And Track (1680.935mil,1628.986mil)(1791.171mil,1628.986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-1(1762.628mil,1656.545mil) on Top Layer And Track (1680.935mil,1684.105mil)(1791.171mil,1684.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-2(1709.478mil,1656.545mil) on Top Layer And Track (1680.935mil,1628.986mil)(1791.171mil,1628.986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-2(1709.478mil,1656.545mil) on Top Layer And Track (1680.935mil,1684.105mil)(1791.171mil,1684.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-1(2181.102mil,1500mil) on Bottom Layer And Track (2145.669mil,1401.575mil)(2145.669mil,1535.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C16-1(2181.102mil,1500mil) on Bottom Layer And Track (2145.669mil,1468.504mil)(2216.535mil,1468.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-1(2181.102mil,1500mil) on Bottom Layer And Track (2216.535mil,1401.575mil)(2216.535mil,1535.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-2(2181.102mil,1437.008mil) on Bottom Layer And Track (2145.669mil,1401.575mil)(2145.669mil,1535.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C16-2(2181.102mil,1437.008mil) on Bottom Layer And Track (2145.669mil,1468.504mil)(2216.535mil,1468.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-2(2181.102mil,1437.008mil) on Bottom Layer And Track (2216.535mil,1401.575mil)(2216.535mil,1535.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-1(2283.465mil,1464.567mil) on Bottom Layer And Track (2248.032mil,1366.142mil)(2248.032mil,1500mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C17-1(2283.465mil,1464.567mil) on Bottom Layer And Track (2248.032mil,1433.071mil)(2318.898mil,1433.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-1(2283.465mil,1464.567mil) on Bottom Layer And Track (2318.898mil,1366.142mil)(2318.898mil,1500mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-2(2283.465mil,1401.575mil) on Bottom Layer And Track (2248.032mil,1366.142mil)(2248.032mil,1500mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C17-2(2283.465mil,1401.575mil) on Bottom Layer And Track (2248.032mil,1433.071mil)(2318.898mil,1433.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-2(2283.465mil,1401.575mil) on Bottom Layer And Track (2318.898mil,1366.142mil)(2318.898mil,1500mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-1(1601.378mil,1456.693mil) on Bottom Layer And Track (1572.835mil,1429.134mil)(1683.071mil,1429.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-1(1601.378mil,1456.693mil) on Bottom Layer And Track (1572.835mil,1484.252mil)(1683.071mil,1484.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-2(1654.528mil,1456.693mil) on Bottom Layer And Track (1572.835mil,1429.134mil)(1683.071mil,1429.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-2(1654.528mil,1456.693mil) on Bottom Layer And Track (1572.835mil,1484.252mil)(1683.071mil,1484.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-1(1605.315mil,1064.458mil) on Top Layer And Track (1576.772mil,1036.899mil)(1687.008mil,1036.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-1(1605.315mil,1064.458mil) on Top Layer And Track (1576.772mil,1092.017mil)(1687.008mil,1092.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-2(1658.465mil,1064.458mil) on Top Layer And Track (1576.772mil,1036.899mil)(1687.008mil,1036.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-2(1658.465mil,1064.458mil) on Top Layer And Track (1576.772mil,1092.017mil)(1687.008mil,1092.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-1(5772.638mil,2251.968mil) on Top Layer And Track (5744.095mil,2224.409mil)(5854.331mil,2224.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-1(5772.638mil,2251.968mil) on Top Layer And Track (5744.095mil,2279.528mil)(5854.331mil,2279.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-2(5825.787mil,2251.968mil) on Top Layer And Track (5744.095mil,2224.409mil)(5854.331mil,2224.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-2(5825.787mil,2251.968mil) on Top Layer And Track (5744.095mil,2279.528mil)(5854.331mil,2279.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-1(5488.189mil,1747.278mil) on Top Layer And Track (5452.756mil,1711.845mil)(5586.614mil,1711.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-1(5488.189mil,1747.278mil) on Top Layer And Track (5452.756mil,1782.711mil)(5586.614mil,1782.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C21-1(5488.189mil,1747.278mil) on Top Layer And Track (5519.685mil,1711.845mil)(5519.685mil,1782.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-2(5551.181mil,1747.278mil) on Top Layer And Track (5452.756mil,1711.845mil)(5586.614mil,1711.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-2(5551.181mil,1747.278mil) on Top Layer And Track (5452.756mil,1782.711mil)(5586.614mil,1782.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C21-2(5551.181mil,1747.278mil) on Top Layer And Track (5519.685mil,1711.845mil)(5519.685mil,1782.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-1(5641.9mil,1776.742mil) on Top Layer And Track (5614.341mil,1748.199mil)(5614.341mil,1858.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-1(5641.9mil,1776.742mil) on Top Layer And Track (5669.459mil,1748.199mil)(5669.459mil,1858.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-2(5641.9mil,1829.892mil) on Top Layer And Track (5614.341mil,1748.199mil)(5614.341mil,1858.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-2(5641.9mil,1829.892mil) on Top Layer And Track (5669.459mil,1748.199mil)(5669.459mil,1858.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-1(5577.923mil,2328.189mil) on Top Layer And Track (5550.364mil,2299.646mil)(5550.364mil,2409.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-1(5577.923mil,2328.189mil) on Top Layer And Track (5605.483mil,2299.646mil)(5605.483mil,2409.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-2(5577.923mil,2381.338mil) on Top Layer And Track (5550.364mil,2299.646mil)(5550.364mil,2409.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-2(5577.923mil,2381.338mil) on Top Layer And Track (5605.483mil,2299.646mil)(5605.483mil,2409.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-1(3543.307mil,737.205mil) on Top Layer And Track (3515.748mil,708.661mil)(3515.748mil,818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-1(3543.307mil,737.205mil) on Top Layer And Track (3570.866mil,708.661mil)(3570.866mil,818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-2(3543.307mil,790.354mil) on Top Layer And Track (3515.748mil,708.661mil)(3515.748mil,818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-2(3543.307mil,790.354mil) on Top Layer And Track (3570.866mil,708.661mil)(3570.866mil,818.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-1(3670.276mil,858.268mil) on Bottom Layer And Track (3641.732mil,830.709mil)(3751.969mil,830.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-1(3670.276mil,858.268mil) on Bottom Layer And Track (3641.732mil,885.827mil)(3751.969mil,885.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-2(3723.425mil,858.268mil) on Bottom Layer And Track (3641.732mil,830.709mil)(3751.969mil,830.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-2(3723.425mil,858.268mil) on Bottom Layer And Track (3641.732mil,885.827mil)(3751.969mil,885.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(738.189mil,2700.787mil) on Bottom Layer And Track (698.819mil,2624.016mil)(698.819mil,2661.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(738.189mil,2700.787mil) on Bottom Layer And Track (698.819mil,2624.016mil)(931.102mil,2624.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(738.189mil,2700.787mil) on Bottom Layer And Track (698.819mil,2740.157mil)(698.819mil,2777.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(738.189mil,2700.787mil) on Bottom Layer And Track (698.819mil,2777.559mil)(931.102mil,2777.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(891.732mil,2700.787mil) on Bottom Layer And Track (698.819mil,2624.016mil)(931.102mil,2624.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(891.732mil,2700.787mil) on Bottom Layer And Track (698.819mil,2777.559mil)(931.102mil,2777.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(891.732mil,2700.787mil) on Bottom Layer And Track (931.102mil,2624.016mil)(931.102mil,2661.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(891.732mil,2700.787mil) on Bottom Layer And Track (931.102mil,2740.157mil)(931.102mil,2777.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(737.008mil,2019.685mil) on Bottom Layer And Track (697.638mil,1942.913mil)(697.638mil,1980.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(737.008mil,2019.685mil) on Bottom Layer And Track (697.638mil,1942.913mil)(929.921mil,1942.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(737.008mil,2019.685mil) on Bottom Layer And Track (697.638mil,2059.055mil)(697.638mil,2096.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(737.008mil,2019.685mil) on Bottom Layer And Track (697.638mil,2096.457mil)(929.921mil,2096.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(890.551mil,2019.685mil) on Bottom Layer And Track (697.638mil,1942.913mil)(929.921mil,1942.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(890.551mil,2019.685mil) on Bottom Layer And Track (697.638mil,2096.457mil)(929.921mil,2096.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(890.551mil,2019.685mil) on Bottom Layer And Track (929.921mil,1942.913mil)(929.921mil,1980.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(890.551mil,2019.685mil) on Bottom Layer And Track (929.921mil,2059.055mil)(929.921mil,2096.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(739.764mil,2192.126mil) on Bottom Layer And Track (700.394mil,2115.354mil)(700.394mil,2152.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(739.764mil,2192.126mil) on Bottom Layer And Track (700.394mil,2115.354mil)(932.677mil,2115.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(739.764mil,2192.126mil) on Bottom Layer And Track (700.394mil,2231.496mil)(700.394mil,2268.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(739.764mil,2192.126mil) on Bottom Layer And Track (700.394mil,2268.898mil)(932.677mil,2268.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(893.307mil,2192.126mil) on Bottom Layer And Track (700.394mil,2115.354mil)(932.677mil,2115.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(893.307mil,2192.126mil) on Bottom Layer And Track (700.394mil,2268.898mil)(932.677mil,2268.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(893.307mil,2192.126mil) on Bottom Layer And Track (932.677mil,2115.354mil)(932.677mil,2152.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(893.307mil,2192.126mil) on Bottom Layer And Track (932.677mil,2231.496mil)(932.677mil,2268.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(739.764mil,2368.504mil) on Bottom Layer And Track (700.394mil,2291.732mil)(700.394mil,2329.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(739.764mil,2368.504mil) on Bottom Layer And Track (700.394mil,2291.732mil)(932.677mil,2291.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(739.764mil,2368.504mil) on Bottom Layer And Track (700.394mil,2407.874mil)(700.394mil,2445.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(739.764mil,2368.504mil) on Bottom Layer And Track (700.394mil,2445.276mil)(932.677mil,2445.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(893.307mil,2368.504mil) on Bottom Layer And Track (700.394mil,2291.732mil)(932.677mil,2291.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(893.307mil,2368.504mil) on Bottom Layer And Track (700.394mil,2445.276mil)(932.677mil,2445.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(893.307mil,2368.504mil) on Bottom Layer And Track (932.677mil,2291.732mil)(932.677mil,2329.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(893.307mil,2368.504mil) on Bottom Layer And Track (932.677mil,2407.874mil)(932.677mil,2445.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-1(3244.095mil,2458.504mil) on Top Layer And Track (3208.661mil,2423.071mil)(3208.661mil,2556.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C3-1(3244.095mil,2458.504mil) on Top Layer And Track (3208.661mil,2490mil)(3279.528mil,2490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-1(3244.095mil,2458.504mil) on Top Layer And Track (3279.528mil,2423.071mil)(3279.528mil,2556.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-2(3244.095mil,2521.496mil) on Top Layer And Track (3208.661mil,2423.071mil)(3208.661mil,2556.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C3-2(3244.095mil,2521.496mil) on Top Layer And Track (3208.661mil,2490mil)(3279.528mil,2490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-2(3244.095mil,2521.496mil) on Top Layer And Track (3279.528mil,2423.071mil)(3279.528mil,2556.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-1(3153.543mil,2460.63mil) on Top Layer And Track (3118.11mil,2425.197mil)(3118.11mil,2559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C4-1(3153.543mil,2460.63mil) on Top Layer And Track (3118.11mil,2492.126mil)(3188.976mil,2492.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-1(3153.543mil,2460.63mil) on Top Layer And Track (3188.976mil,2425.197mil)(3188.976mil,2559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-2(3153.543mil,2523.622mil) on Top Layer And Track (3118.11mil,2425.197mil)(3118.11mil,2559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C4-2(3153.543mil,2523.622mil) on Top Layer And Track (3118.11mil,2492.126mil)(3188.976mil,2492.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-2(3153.543mil,2523.622mil) on Top Layer And Track (3188.976mil,2425.197mil)(3188.976mil,2559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 5mil) Between Pad D3-1(2590.551mil,2141.929mil) on Bottom Layer And Text "R6" (2551.181mil,2192.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-1(2145.945mil,1854.331mil) on Top Layer And Track (2121.535mil,1826.772mil)(2121.535mil,1834.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-1(2145.945mil,1854.331mil) on Top Layer And Track (2121.535mil,1874.331mil)(2121.535mil,1881.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-2(2197.126mil,1854.331mil) on Top Layer And Track (2221.535mil,1826.772mil)(2221.535mil,1834.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-2(2197.126mil,1854.331mil) on Top Layer And Track (2221.535mil,1874.331mil)(2221.535mil,1881.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-1(2067.913mil,1620.368mil) on Top Layer And Track (2040.354mil,1595.958mil)(2047.913mil,1595.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-1(2067.913mil,1620.368mil) on Top Layer And Track (2087.913mil,1595.958mil)(2095.472mil,1595.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-1(1913.386mil,1718.504mil) on Top Layer And Track (1885.827mil,1742.913mil)(1893.386mil,1742.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-1(1913.386mil,1718.504mil) on Top Layer And Track (1933.386mil,1742.913mil)(1940.945mil,1742.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-2(1913.386mil,1667.323mil) on Top Layer And Track (1885.827mil,1642.913mil)(1893.386mil,1642.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-2(1913.386mil,1667.323mil) on Top Layer And Track (1933.386mil,1642.913mil)(1940.945mil,1642.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-2(2067.913mil,1671.549mil) on Top Layer And Track (2040.354mil,1695.958mil)(2047.913mil,1695.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-2(2067.913mil,1671.549mil) on Top Layer And Track (2087.913mil,1695.958mil)(2095.472mil,1695.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-1(1834.646mil,1718.504mil) on Top Layer And Track (1807.087mil,1742.913mil)(1814.646mil,1742.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-1(1834.646mil,1718.504mil) on Top Layer And Track (1854.646mil,1742.913mil)(1862.205mil,1742.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-2(1834.646mil,1667.323mil) on Top Layer And Track (1807.087mil,1642.913mil)(1814.646mil,1642.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-2(1834.646mil,1667.323mil) on Top Layer And Track (1854.646mil,1642.913mil)(1862.205mil,1642.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-1(1713.582mil,1727.579mil) on Top Layer And Track (1689.173mil,1700.02mil)(1689.173mil,1707.579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-1(1713.582mil,1727.579mil) on Top Layer And Track (1689.173mil,1747.579mil)(1689.173mil,1755.138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-2(1764.764mil,1727.579mil) on Top Layer And Track (1789.173mil,1700.02mil)(1789.173mil,1707.579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-2(1764.764mil,1727.579mil) on Top Layer And Track (1789.173mil,1747.579mil)(1789.173mil,1755.138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-1(2141.732mil,1568.898mil) on Top Layer And Track (2114.173mil,1544.488mil)(2121.732mil,1544.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-1(2141.732mil,1568.898mil) on Top Layer And Track (2161.732mil,1544.488mil)(2169.291mil,1544.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-2(2141.732mil,1620.079mil) on Top Layer And Track (2114.173mil,1644.488mil)(2121.732mil,1644.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-2(2141.732mil,1620.079mil) on Top Layer And Track (2161.732mil,1644.488mil)(2169.291mil,1644.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-1(1265.748mil,1541.417mil) on Top Layer And Track (1238.189mil,1565.827mil)(1245.748mil,1565.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-1(1265.748mil,1541.417mil) on Top Layer And Track (1285.748mil,1565.827mil)(1293.307mil,1565.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-2(1265.748mil,1490.236mil) on Top Layer And Track (1238.189mil,1465.827mil)(1245.748mil,1465.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-2(1265.748mil,1490.236mil) on Top Layer And Track (1285.748mil,1465.827mil)(1293.307mil,1465.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-1(2214.567mil,1169.626mil) on Bottom Layer And Track (2190.157mil,1142.067mil)(2190.157mil,1149.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-1(2214.567mil,1169.626mil) on Bottom Layer And Track (2190.157mil,1189.626mil)(2190.157mil,1197.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-2(2265.748mil,1169.626mil) on Bottom Layer And Track (2290.157mil,1142.067mil)(2290.157mil,1149.626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-2(2265.748mil,1169.626mil) on Bottom Layer And Track (2290.157mil,1189.626mil)(2290.157mil,1197.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-1(2053.15mil,1224.409mil) on Bottom Layer And Track (2028.74mil,1196.85mil)(2028.74mil,1204.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-1(2053.15mil,1224.409mil) on Bottom Layer And Track (2028.74mil,1244.409mil)(2028.74mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-2(2104.331mil,1224.409mil) on Bottom Layer And Track (2128.74mil,1196.85mil)(2128.74mil,1204.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-2(2104.331mil,1224.409mil) on Bottom Layer And Track (2128.74mil,1244.409mil)(2128.74mil,1251.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-1(2214.567mil,1098.593mil) on Bottom Layer And Track (2190.157mil,1071.034mil)(2190.157mil,1078.593mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-1(2214.567mil,1098.593mil) on Bottom Layer And Track (2190.157mil,1118.593mil)(2190.157mil,1126.152mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-2(2265.748mil,1098.593mil) on Bottom Layer And Track (2290.157mil,1071.034mil)(2290.157mil,1078.593mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-2(2265.748mil,1098.593mil) on Bottom Layer And Track (2290.157mil,1118.593mil)(2290.157mil,1126.152mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-1(1265.748mil,1372.126mil) on Top Layer And Track (1238.189mil,1347.716mil)(1245.748mil,1347.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-1(1265.748mil,1372.126mil) on Top Layer And Track (1285.748mil,1347.716mil)(1293.307mil,1347.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-2(1265.748mil,1423.307mil) on Top Layer And Track (1238.189mil,1447.716mil)(1245.748mil,1447.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-2(1265.748mil,1423.307mil) on Top Layer And Track (1285.748mil,1447.716mil)(1293.307mil,1447.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-1(1832.677mil,1174.695mil) on Bottom Layer And Track (1808.268mil,1147.136mil)(1808.268mil,1154.695mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-1(1832.677mil,1174.695mil) on Bottom Layer And Track (1808.268mil,1194.695mil)(1808.268mil,1202.254mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-2(1883.858mil,1174.695mil) on Bottom Layer And Track (1908.268mil,1147.136mil)(1908.268mil,1154.695mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-2(1883.858mil,1174.695mil) on Bottom Layer And Track (1908.268mil,1194.695mil)(1908.268mil,1202.254mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-1(1883.858mil,1105.315mil) on Bottom Layer And Track (1908.268mil,1077.756mil)(1908.268mil,1085.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-1(1883.858mil,1105.315mil) on Bottom Layer And Track (1908.268mil,1125.315mil)(1908.268mil,1132.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-2(1832.677mil,1105.315mil) on Bottom Layer And Track (1808.268mil,1077.756mil)(1808.268mil,1085.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-2(1832.677mil,1105.315mil) on Bottom Layer And Track (1808.268mil,1125.315mil)(1808.268mil,1132.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-1(1265.748mil,1254.016mil) on Top Layer And Track (1238.189mil,1229.606mil)(1245.748mil,1229.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-1(1265.748mil,1254.016mil) on Top Layer And Track (1285.748mil,1229.606mil)(1293.307mil,1229.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-2(1265.748mil,1305.197mil) on Top Layer And Track (1238.189mil,1329.606mil)(1245.748mil,1329.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-2(1265.748mil,1305.197mil) on Top Layer And Track (1285.748mil,1329.606mil)(1293.307mil,1329.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-1(1606.299mil,1584.981mil) on Top Layer And Track (1581.89mil,1557.422mil)(1581.89mil,1564.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-1(1606.299mil,1584.981mil) on Top Layer And Track (1581.89mil,1604.981mil)(1581.89mil,1612.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-2(1657.48mil,1584.981mil) on Top Layer And Track (1681.89mil,1557.422mil)(1681.89mil,1564.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-2(1657.48mil,1584.981mil) on Top Layer And Track (1681.89mil,1604.981mil)(1681.89mil,1612.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-1(1606.299mil,1456.693mil) on Top Layer And Track (1581.89mil,1429.134mil)(1581.89mil,1436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-1(1606.299mil,1456.693mil) on Top Layer And Track (1581.89mil,1476.693mil)(1581.89mil,1484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-2(1657.48mil,1456.693mil) on Top Layer And Track (1681.89mil,1429.134mil)(1681.89mil,1436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-2(1657.48mil,1456.693mil) on Top Layer And Track (1681.89mil,1476.693mil)(1681.89mil,1484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-1(1606.299mil,1135.492mil) on Top Layer And Track (1581.89mil,1107.933mil)(1581.89mil,1115.492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-1(1606.299mil,1135.492mil) on Top Layer And Track (1581.89mil,1155.492mil)(1581.89mil,1163.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-2(1657.48mil,1135.492mil) on Top Layer And Track (1681.89mil,1107.933mil)(1681.89mil,1115.492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-2(1657.48mil,1135.492mil) on Top Layer And Track (1681.89mil,1155.492mil)(1681.89mil,1163.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-1(1606.299mil,1342.52mil) on Top Layer And Track (1581.89mil,1314.961mil)(1581.89mil,1322.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-1(1606.299mil,1342.52mil) on Top Layer And Track (1581.89mil,1362.52mil)(1581.89mil,1370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-2(1657.48mil,1342.52mil) on Top Layer And Track (1681.89mil,1314.961mil)(1681.89mil,1322.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-2(1657.48mil,1342.52mil) on Top Layer And Track (1681.89mil,1362.52mil)(1681.89mil,1370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-1(1606.299mil,1277.559mil) on Top Layer And Track (1581.89mil,1250mil)(1581.89mil,1257.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-1(1606.299mil,1277.559mil) on Top Layer And Track (1581.89mil,1297.559mil)(1581.89mil,1305.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-2(1657.48mil,1277.559mil) on Top Layer And Track (1681.89mil,1250mil)(1681.89mil,1257.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-2(1657.48mil,1277.559mil) on Top Layer And Track (1681.89mil,1297.559mil)(1681.89mil,1305.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-1(1606.299mil,1206.526mil) on Top Layer And Track (1581.89mil,1178.966mil)(1581.89mil,1186.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-1(1606.299mil,1206.526mil) on Top Layer And Track (1581.89mil,1226.526mil)(1581.89mil,1234.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-2(1657.48mil,1206.526mil) on Top Layer And Track (1681.89mil,1178.966mil)(1681.89mil,1186.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-2(1657.48mil,1206.526mil) on Top Layer And Track (1681.89mil,1226.526mil)(1681.89mil,1234.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-1(5177.165mil,2268.711mil) on Top Layer And Track (5149.606mil,2244.301mil)(5157.165mil,2244.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-1(5177.165mil,2268.711mil) on Top Layer And Track (5197.165mil,2244.301mil)(5204.725mil,2244.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-2(5177.165mil,2319.892mil) on Top Layer And Track (5149.606mil,2344.301mil)(5157.165mil,2344.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-2(5177.165mil,2319.892mil) on Top Layer And Track (5197.165mil,2344.301mil)(5204.725mil,2344.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-1(5285.433mil,2625.984mil) on Top Layer And Track (5309.842mil,2598.425mil)(5309.842mil,2605.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-1(5285.433mil,2625.984mil) on Top Layer And Track (5309.842mil,2645.984mil)(5309.842mil,2653.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-2(5234.252mil,2625.984mil) on Top Layer And Track (5209.842mil,2598.425mil)(5209.842mil,2605.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-2(5234.252mil,2625.984mil) on Top Layer And Track (5209.842mil,2645.984mil)(5209.842mil,2653.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-1(5771.407mil,2323.002mil) on Top Layer And Track (5746.998mil,2295.443mil)(5746.998mil,2303.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-1(5771.407mil,2323.002mil) on Top Layer And Track (5746.998mil,2343.002mil)(5746.998mil,2350.561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-2(5822.588mil,2323.002mil) on Top Layer And Track (5846.998mil,2295.443mil)(5846.998mil,2303.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-2(5822.588mil,2323.002mil) on Top Layer And Track (5846.998mil,2343.002mil)(5846.998mil,2350.561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-1(5631.89mil,2505.905mil) on Top Layer And Track (5607.48mil,2478.346mil)(5607.48mil,2485.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-1(5631.89mil,2505.905mil) on Top Layer And Track (5607.48mil,2525.905mil)(5607.48mil,2533.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-2(5683.071mil,2505.905mil) on Top Layer And Track (5707.48mil,2478.346mil)(5707.48mil,2485.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-2(5683.071mil,2505.905mil) on Top Layer And Track (5707.48mil,2525.905mil)(5707.48mil,2533.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-1(5736.221mil,2049.213mil) on Top Layer And Track (5708.661mil,2024.803mil)(5716.221mil,2024.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-1(5736.221mil,2049.213mil) on Top Layer And Track (5756.221mil,2024.803mil)(5763.78mil,2024.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-2(5736.221mil,2100.394mil) on Top Layer And Track (5708.661mil,2124.803mil)(5716.221mil,2124.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-2(5736.221mil,2100.394mil) on Top Layer And Track (5756.221mil,2124.803mil)(5763.78mil,2124.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-1(438.976mil,1492.126mil) on Top Layer And Track (463.386mil,1464.567mil)(463.386mil,1472.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-1(438.976mil,1492.126mil) on Top Layer And Track (463.386mil,1512.126mil)(463.386mil,1519.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-2(387.795mil,1492.126mil) on Top Layer And Track (363.386mil,1464.567mil)(363.386mil,1472.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-2(387.795mil,1492.126mil) on Top Layer And Track (363.386mil,1512.126mil)(363.386mil,1519.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-1(5648.957mil,2383.858mil) on Top Layer And Track (5621.398mil,2408.268mil)(5628.957mil,2408.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-1(5648.957mil,2383.858mil) on Top Layer And Track (5668.957mil,2408.268mil)(5676.516mil,2408.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-2(5648.957mil,2332.677mil) on Top Layer And Track (5621.398mil,2308.268mil)(5628.957mil,2308.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-2(5648.957mil,2332.677mil) on Top Layer And Track (5668.957mil,2308.268mil)(5676.516mil,2308.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-1(5642.947mil,1655.512mil) on Top Layer And Track (5615.388mil,1631.102mil)(5622.947mil,1631.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-1(5642.947mil,1655.512mil) on Top Layer And Track (5662.947mil,1631.102mil)(5670.506mil,1631.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-2(5642.947mil,1706.693mil) on Top Layer And Track (5615.388mil,1731.102mil)(5622.947mil,1731.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-2(5642.947mil,1706.693mil) on Top Layer And Track (5662.947mil,1731.102mil)(5670.506mil,1731.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-1(2244.095mil,1397.391mil) on Top Layer And Track (2216.535mil,1421.801mil)(2224.095mil,1421.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-1(2244.095mil,1397.391mil) on Top Layer And Track (2264.095mil,1421.801mil)(2271.654mil,1421.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-2(2244.095mil,1346.21mil) on Top Layer And Track (2216.535mil,1321.801mil)(2224.095mil,1321.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-2(2244.095mil,1346.21mil) on Top Layer And Track (2264.095mil,1321.801mil)(2271.654mil,1321.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-1(4088.583mil,787.402mil) on Top Layer And Track (4112.992mil,759.842mil)(4112.992mil,767.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-1(4088.583mil,787.402mil) on Top Layer And Track (4112.992mil,807.402mil)(4112.992mil,814.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-2(4037.402mil,787.402mil) on Top Layer And Track (4012.992mil,759.842mil)(4012.992mil,767.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-2(4037.402mil,787.402mil) on Top Layer And Track (4012.992mil,807.402mil)(4012.992mil,814.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-1(4299.213mil,994.095mil) on Bottom Layer And Track (4271.654mil,1018.504mil)(4279.213mil,1018.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-1(4299.213mil,994.095mil) on Bottom Layer And Track (4319.213mil,1018.504mil)(4326.772mil,1018.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-2(4299.213mil,942.913mil) on Bottom Layer And Track (4271.654mil,918.504mil)(4279.213mil,918.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-2(4299.213mil,942.913mil) on Bottom Layer And Track (4319.213mil,918.504mil)(4326.772mil,918.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.508mil < 5mil) Between Pad R6-1(2562.992mil,2303.15mil) on Bottom Layer And Text "D3" (2668mil,2233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-1(2602.776mil,1687.008mil) on Top Layer And Track (2578.367mil,1659.449mil)(2578.367mil,1667.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-1(2602.776mil,1687.008mil) on Top Layer And Track (2578.367mil,1707.008mil)(2578.367mil,1714.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-2(2653.957mil,1687.008mil) on Top Layer And Track (2678.367mil,1659.449mil)(2678.367mil,1667.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-2(2653.957mil,1687.008mil) on Top Layer And Track (2678.367mil,1707.008mil)(2678.367mil,1714.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-1(2307.086mil,1860.236mil) on Top Layer And Track (2279.526mil,1835.827mil)(2287.086mil,1835.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-1(2307.086mil,1860.236mil) on Top Layer And Track (2327.086mil,1835.827mil)(2334.645mil,1835.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-2(2307.086mil,1911.417mil) on Top Layer And Track (2279.526mil,1935.827mil)(2287.086mil,1935.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-2(2307.086mil,1911.417mil) on Top Layer And Track (2327.086mil,1935.827mil)(2334.645mil,1935.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.516mil < 5mil) Between Pad TP11-1(2326.541mil,1692.238mil) on Top Layer And Text "C10" (2380.197mil,1593.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.766mil < 5mil) Between Pad TP28-1(5744.095mil,2716.535mil) on Top Layer And Text "TP25" (5531.496mil,2704.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 5mil) Between Pad TP4-1(2255.905mil,1144.002mil) on Top Layer And Text "TP4" (2192.913mil,1222.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.049mil < 5mil) Between Pad U3-20(2059.055mil,1196.85mil) on Top Layer And Text "W1" (2089mil,1159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.834mil < 5mil) Between Pad U3-21(2059.055mil,1216.535mil) on Top Layer And Text "W1" (2089mil,1159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.342mil < 5mil) Between Pad W1-1(2121.581mil,1006.299mil) on Multi-Layer And Text "R5" (2212.598mil,994.095mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.342mil]
Rule Violations :265

Processing Rule : Silk to Silk (Clearance=3mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.785mil < 3mil) Between Text "C20" (5720.473mil,2374.183mil) on Top Overlay And Text "R39" (5736.221mil,2257.908mil) on Top Overlay Silk Text to Silk Clearance [2.785mil]
   Violation between Silk To Silk Clearance Constraint: (2.985mil < 3mil) Between Text "C23" (5547.244mil,2244.938mil) on Top Overlay And Track (5550.364mil,2299.646mil)(5562.175mil,2299.646mil) on Top Overlay Silk Text to Silk Clearance [2.985mil]
   Violation between Silk To Silk Clearance Constraint: (2.993mil < 3mil) Between Text "C23" (5547.244mil,2244.938mil) on Top Overlay And Track (5593.671mil,2299.646mil)(5605.483mil,2299.646mil) on Top Overlay Silk Text to Silk Clearance [2.993mil]
   Violation between Silk To Silk Clearance Constraint: (2.993mil < 3mil) Between Text "C23" (5547.244mil,2244.938mil) on Top Overlay And Track (5605.483mil,2299.646mil)(5605.483mil,2409.882mil) on Top Overlay Silk Text to Silk Clearance [2.993mil]
   Violation between Silk To Silk Clearance Constraint: (2.166mil < 3mil) Between Text "D3" (2668mil,2233mil) on Bottom Overlay And Track (2417.323mil,2259.843mil)(2598.425mil,2259.843mil) on Bottom Overlay Silk Text to Silk Clearance [2.166mil]
   Violation between Silk To Silk Clearance Constraint: (1.997mil < 3mil) Between Text "D3" (2668mil,2233mil) on Bottom Overlay And Track (2598.425mil,2259.843mil)(2598.425mil,2271.653mil) on Bottom Overlay Silk Text to Silk Clearance [1.997mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 3mil) Between Text "D7" (412mil,2835mil) on Top Overlay And Track (351.969mil,2840.945mil)(647.244mil,2840.945mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 3mil) Between Text "R4" (2135.57mil,1346.457mil) on Top Overlay And Track (2216.535mil,1321.801mil)(2216.535mil,1421.801mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.9mil < 3mil) Between Text "TP11" (2228.347mil,1779.528mil) on Top Overlay And Track (2279.526mil,1835.827mil)(2279.526mil,1935.827mil) on Top Overlay Silk Text to Silk Clearance [2.9mil]
   Violation between Silk To Silk Clearance Constraint: (2.9mil < 3mil) Between Text "TP11" (2228.347mil,1779.528mil) on Top Overlay And Track (2279.526mil,1835.827mil)(2287.086mil,1835.827mil) on Top Overlay Silk Text to Silk Clearance [2.9mil]
   Violation between Silk To Silk Clearance Constraint: (0.915mil < 3mil) Between Text "W2" (1133.063mil,1369.325mil) on Top Overlay And Track (1238.189mil,1347.716mil)(1238.189mil,1447.716mil) on Top Overlay Silk Text to Silk Clearance [0.915mil]
   Violation between Silk To Silk Clearance Constraint: (2.792mil < 3mil) Between Text "W2" (1133.063mil,1369.325mil) on Top Overlay And Track (1238.189mil,1397.716mil)(1293.307mil,1397.716mil) on Top Overlay Silk Text to Silk Clearance [2.792mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1968.504mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 438
Waived Violations : 0
Time Elapsed        : 00:00:01