Time reading PACKAGE MSR for Socket0: 21
Time reading CORE MSR for Socket0: 13
Time reading DRAM MSR for Socket0: 46
Time reading PACKAGE MSR for Socket0: 16
Time reading CORE MSR for Socket0: 15
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 12
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 11
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 2789
Time reading DRAM MSR for Socket0: 15
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 9
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 48
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 19
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 10
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 9
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 11
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 32
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 15
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 21
Time reading CORE MSR for Socket0: 12
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 27
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 45
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 277
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 33
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 124
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 12
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 9
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 34
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 29
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 15
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 18
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 32
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 15
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 50
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 83
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 13
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 34
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 10
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 12
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 8
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 8
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 7
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 6
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 10
Time reading DRAM MSR for Socket0: 7
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 483
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 11
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 6
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 7
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 6
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 5
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 5
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 9
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 20
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 25
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 8
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 2
Time reading PACKAGE MSR for Socket0: 20
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 2
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 5
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 42
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 18
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 2
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 30
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 9
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 4
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 4
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 3
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
Time reading PACKAGE MSR for Socket0: 4
Time reading CORE MSR for Socket0: 3
Time reading DRAM MSR for Socket0: 3
