Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Apr 21 11:36:35 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (14)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   77          inf        0.000                      0                   77           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_inst/tx1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.968ns (67.414%)  route 1.918ns (32.586%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  tx_inst/tx1_reg/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_inst/tx1_reg/Q
                         net (fo=1, routed)           1.918     2.374    tx1_OBUF
    R4                   OBUF (Prop_obuf_I_O)         3.512     5.885 r  tx1_OBUF_inst/O
                         net (fo=0)                   0.000     5.885    tx1
    R4                                                                r  tx1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.963ns (67.371%)  route 1.919ns (32.629%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  tx_inst/tx2_reg/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_inst/tx2_reg/Q
                         net (fo=1, routed)           1.919     2.375    tx2_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.507     5.882 r  tx2_OBUF_inst/O
                         net (fo=0)                   0.000     5.882    tx2
    T3                                                                r  tx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.575ns  (logic 1.580ns (34.544%)  route 2.995ns (65.456%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=13, routed)          2.995     4.451    mod_inst/rst_IBUF
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  mod_inst/i[3]_i_1/O
                         net (fo=1, routed)           0.000     4.575    mod_inst/i[3]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  mod_inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            mod_inst/i_bit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.272ns  (logic 1.941ns (45.428%)  route 2.331ns (54.572%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 f  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.357     2.819    mod_inst/sw_IBUF[8]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.152     2.971 r  mod_inst/i_bit[1]_i_2/O
                         net (fo=1, routed)           0.975     3.946    mod_inst/i_bit[1]_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.326     4.272 r  mod_inst/i_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     4.272    mod_inst/i_bit[1]_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  mod_inst/i_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mod_inst/q_bit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.230ns  (logic 1.702ns (40.238%)  route 2.528ns (59.762%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.610     3.064    mod_inst/sw_IBUF[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  mod_inst/q_bit[1]_i_3/O
                         net (fo=1, routed)           0.918     4.106    mod_inst/q_bit[1]_i_3_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.124     4.230 r  mod_inst/q_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     4.230    mod_inst/q_bit[1]_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  mod_inst/q_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.191ns  (logic 1.580ns (37.708%)  route 2.611ns (62.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.611     4.067    mod_inst/rst_IBUF
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.191 r  mod_inst/i[2]_i_1/O
                         net (fo=1, routed)           0.000     4.191    mod_inst/i[2]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  mod_inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.180ns  (logic 1.580ns (37.808%)  route 2.600ns (62.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=13, routed)          2.600     4.056    mod_inst/rst_IBUF
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.180 r  mod_inst/i[1]_i_1/O
                         net (fo=1, routed)           0.000     4.180    mod_inst/i[1]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  mod_inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_bit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.456ns (38.186%)  route 2.358ns (61.814%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=13, routed)          2.358     3.814    mod_inst/rst_IBUF
    SLICE_X64Y23         FDCE                                         f  mod_inst/i_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.456ns (38.186%)  route 2.358ns (61.814%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=13, routed)          2.358     3.814    mod_inst/rst_IBUF
    SLICE_X64Y23         FDCE                                         f  mod_inst/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mod_inst/i_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.456ns (38.186%)  route 2.358ns (61.814%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=13, routed)          2.358     3.814    mod_inst/rst_IBUF
    SLICE_X64Y23         FDCE                                         f  mod_inst/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  tx_inst/FSM_onehot_state_reg[4]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.130     0.271    tx_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X62Y25         FDRE                                         r  tx_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_inst/last_button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod_inst/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE                         0.000     0.000 r  mod_inst/last_button_state_reg/C
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mod_inst/last_button_state_reg/Q
                         net (fo=1, routed)           0.087     0.228    mod_inst/last_button_state
    SLICE_X64Y32         LUT4 (Prop_lut4_I3_O)        0.045     0.273 r  mod_inst/debounced_button_i_1/O
                         net (fo=1, routed)           0.000     0.273    mod_inst/debounced_button_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  mod_inst/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/ctr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  tx_inst/ctr_reg[5]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/ctr_reg[5]/Q
                         net (fo=4, routed)           0.119     0.260    tx_inst/ctr_reg[5]
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  tx_inst/ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    tx_inst/ctr[6]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  tx_inst/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  tx_inst/ctr_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/ctr_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    tx_inst/ctr_reg_n_0_[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  tx_inst/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    tx_inst/ctr[2]
    SLICE_X63Y24         FDRE                                         r  tx_inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.395%)  route 0.122ns (39.605%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  tx_inst/FSM_onehot_state_reg[0]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=19, routed)          0.122     0.263    tx_inst/Q[0]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.308 r  tx_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    tx_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  tx_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  tx_inst/done_reg/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_inst/done_reg/Q
                         net (fo=6, routed)           0.138     0.302    tx_inst/uart_tx_ready
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  tx_inst/done_i_1/O
                         net (fo=1, routed)           0.000     0.347    tx_inst/done_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  tx_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod_inst/i_bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.176%)  route 0.144ns (40.824%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  tx_inst/done_reg/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_inst/done_reg/Q
                         net (fo=6, routed)           0.144     0.308    mod_inst/uart_tx_ready
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  mod_inst/i_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    mod_inst/i_bit[0]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  mod_inst/i_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/txbits1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/txbits1_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  tx_inst/txbits1_reg_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/txbits1_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    mod_inst/txbits1_reg_reg[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  mod_inst/txbits1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    tx_inst/txbits1_reg_reg[0]_1
    SLICE_X65Y23         FDRE                                         r  tx_inst/txbits1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod_inst/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.843%)  route 0.146ns (41.157%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  tx_inst/done_reg/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_inst/done_reg/Q
                         net (fo=6, routed)           0.146     0.310    mod_inst/uart_tx_ready
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  mod_inst/i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.355    mod_inst/i[3]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  mod_inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/bitctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/bitctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  tx_inst/bitctr_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_inst/bitctr_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    tx_inst/bitctr_reg_n_0_[0]
    SLICE_X65Y25         LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  tx_inst/bitctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    tx_inst/bitctr[1]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  tx_inst/bitctr_reg[1]/D
  -------------------------------------------------------------------    -------------------





