PWM_Decoder.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7b7b/src/PWM_Decoder.v,
design_1_PWM_Decoder_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_Decoder_0_1/sim/design_1_PWM_Decoder_0_1.v,
RGB_LED.v,verilog,xil_defaultlib,../../../../Lab2-1_prj.srcs/2019_FPGA_Design/Lab02/Lab2-1/RGB_LED/RGB_LED.srcs/sources_1/new/RGB_LED.v,
design_1_RGB_LED_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_RGB_LED_0_1/sim/design_1_RGB_LED_0_1.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
